

TMS 9918A/9928A/9929A

VIDEO DISPLAY PROCESSORS

PRELIMINARY

SPECIFICATION

OCT, 1981

ADVANCE INFORMATION

This information describes the design specifications for a product under development. Texas Instruments reserves the right to change these specifications in any manner, without notice.

The TMS 9918A/9928A/9929A video display processors (VDP) are N-channel MOS LSI devices used in video systems where data display on a raster-scanned home color television set or color monitor is desired. The TMS 9918A/9928A/9929A generate all necessary video, control, and synchronization signals and also control the storage, retrieval, and refresh of display data in the dynamic screen refresh memory. The interfaces to the microprocessor, refresh memory, and the TV require a minimum of additional electronics for the TMS 9918A.

The TMS 9928A/9929A video display processors are identical to the TMS 9918A VDP with the exception that the NTSC color encoding circuitry has been removed and replaced with luminance and color difference signals. Except for three pins, the composite video output, the external video input and the CPU clock output, the TMS 9918A is pin for pin compatible with the TMS 9928A/9929A. These pins are replaced with the Y (B/W luminance and comp. sync.) output and two color difference pins, R-Y output and B-Y output. The color difference outputs allow the user to generate RGB drive for direct color gun control. However, to connect these three outputs to a monitor requires additional encoder circuitry.

The TMS 9918A/9928A have 525 line format for U.S. televisions while the TMS 9929A has a 625 line format VDP for use with two types of European encoding; PAL (German system) and SECAM (French system).

The VDP has four video display modes: Graphics I, Graphics II, Multicolor and Text mode. The Text mode provides twenty-four 40-character rows in two colors and is intended to maximize the capacity of the TV screen to display alphanumeric characters. The Multicolor mode provides an unrestricted 64 X 48 color dot display utilizing 15 colors plus transparent. The Graphics I provides a 256 X 192 pixel display for generating pattern graphics in 15 colors plus transparent. The Graphics II mode is an enhancement of Graphics I mode, providing the capability to generate more complex color and pattern displays.

The video display consists of 35 planes, external VDP, backdrop, pattern plane, and 32 Sprite Planes. The planes are vertically stacked with the external VDP being the bottom or innermost plane. The backdrop plane is the next plane followed by the pattern plane that contains Graphics I and Graphics II patterns with the 32 Sprite Planes as the top planes. (A sprite is an object-oriented animation pattern that can be moved smoothly across the screen.)

The TMS 9918A/9928A/9929A VDPS utilize either a 4K, 8K, or 16K-type low-cost dynamic memory (TMS 4027, TMS 4108, TMS 4116) for storage of the display parameters.

The TMS 9918A, TMS 9928A and TMS 9929A interface identically to the host microprocessor making them software compatible. Thus, all references to VDP in this document apply to all three devices, except where noted.

2.3.2 TMS 9928A/9929A MONITOR INTERFACE

The Y, R-Y and B-Y output signals require external encoder circuitry to drive a video color monitor; an R-G-B matrix is required to drive R-G-B color monitors. The Y output signal contains all necessary horizontal and vertical synchronization signals as well as luminance while the R-Y and B-Y signals contain the chrominance information. The internal output buffer devices on these pins are source-follower MOS transistors that require an external pull-down resistor to V_{SS} as shown in Figure 2-5. Typically a 560 ohm resistor is recommended.




FIGURE 2-5 - TMS 9928A/9929A INTERFACE

* note the LM1889 is typically used in the encoder circuitry

TABLE 3. COLOR ASSIGNMENTS

#	color	LUMINANCE (DC value)	CHROMINANCE (AC VALUE)	Y	COLOR DIFFERENCE	
					R-Y	B-Y
	TRANSFRENT	0.00	-	-	-	-
	BLACK	0.00	-	0.00	.47	.47
	MEDIUM GRAY	.60	.60	.53	.07	.20
	light green	.80	.53	.67	.17	.27
	Dark Blue	.47	.73	.40	.4	1.00
	light Blue	.67	.60	.53	.43	.93
	Dark Red	.53	.53	.47	.83	.30
	Cyan	.90	.73	.73	0.00	.70
	Medium Red	.67	.73	.53	.93	.27
	Light Red	.80	.73	.67	.93	.27
	Dark yellow	.87	.53	.73	.57	.67
	light yellow	1.00	.40	.80	.57	.17
	Dark green	.47	.60	.47	.13	.23
	magenta	.60	.47	.53	.73	.57
	gray	.	-	.80	.47	.47
	white	1.00	-	1.00	.47	.47
	Black level	0.00	-	0.00	.47	.47
	color burst	0.00	.40	0.00	.73(2.9A)/.47(2.8A), 20(2.9A))	
	sync level	-0.40	-	.46	.47	.47

TMS 9918A / 9928A

The TMS 9918A operates at 252 lines per frame and approximately 60 frames per second in a non-interlaced mode of operation. The TMS 9928A operates at 313 lines per frame and approximates 50 frames per second.

TABLE 2 - SCREEN DISPLAY PARAMETERS

PARAMETER	PIXEL CLOCK CYCLES	
	PATTERN OR MULTICOLOR	TEXT
HORIZONTAL ACTIVE DISPLAY	255	240
RIGHT BORDER	15	25
RIGHT BLANKING	3	8
HORIZONTAL SYNC	25	25
LEFT BLANKING	2	2
COLOR BURST	14	14
LEFT BLANKING	8	8
LEFT BORDER	13	19
	342	342
VERTICAL	TMS 9918A/9928A	LINE
VERTICAL ACTIVE DISPLAY		192
BOTTOM BORDER		24
BOTTOM BLANKING		3
VERTICAL SYNC		3
TOP BLANKING		13
TOP BORDER		27
		252
		313

.7 VIDEO DISPLAY MODES

The VDP displays an image on the screen that can best be envisioned as a set of display planes sandwiched together. Figure 2-6a shows the definition of each of the planes. Objects on planes closest to the viewer have higher priority. In cases where two entities on two different planes are occupying the same spot on the screen, the entity on the higher priority plane will show at that point. For an entity on a specific plane to show through, all planes in front of that plane must be transparent at that point. The first 32 planes (Figure 2-6b) each may contain a single sprite. (Sprites are pattern objects whose positions on the screen are defined by horizontal and vertical coordinates in VRAM.) The areas of the Sprite Planes, outside of the sprite itself, are transparent. Since the coordinates of the sprite are in terms of pixels, the sprite can be positioned and moved about very accurately. Sprites are available in three sizes: 8 X 8 pixels, 16 X 16 pixels, and 32 X 32 pixels. Behind the Sprite Plane is the Pattern Plane. The Pattern Plane is used for textual and graphics images generated by the Text, Graphics I, Graphics II, or Multicolor mode. Behind the Pattern Plane is the backdrop, which is larger in area than the other planes so that it forms a border around the other planes. The last and lowest priority plane is the External VDP Plane. Its image is defined by the external VDP input pins. The backdrop consists of a single color used for the display borders and as the default color for the active display area. The default color is stored in the VDP register 7. When the backdrop color register contains the transparent code, the backdrop automatically defaults to black if the external VDP mode is not selected.

which does not exist in the TMS 9928A / 9929A.

The 32 Sprite Planes are used for the 32 sprites in the Multicolor and Graphics modes. They are not used in the Text mode and are automatically transparent. Each of the sprites can cover an 8 X 8, 16 X 16, or 32 X 32 pixel area of its plane. Any part of the plane not covered by the sprite is transparent. All or part of each sprite may also be transparent. Sprite 0 is on the outside or highest plane, and sprite 31 is on the plane immediately adjacent to Pattern Plane. Whenever a pixel in a Sprite Plane is transparent, the color of the next plane can be seen through that plane. If, however, the sprite pixel is non-transparent, the colors of the lower planes are automatically replaced by the sprite color. There is also a restriction on the number of sprites on a line. Only four sprites can be active on any horizontal line. Additional sprites on a line will be automatically made transparent for that line. Only those sprites that are active on the display will cause the coincidence flag to set. The VDP status register provides a flag bit and the number of the fifth sprite whenever this occurs. The Pattern Plane is used in the Text, Multicolor, and Graphics modes for display of the graphic patterns of characters. Whenever a pixel on the Pattern Plane is non-transparent, the backdrop color is automatically replaced by the Pattern Plane color. When a pixel in the Pattern Plane is transparent, the backdrop color can be seen through the Pattern Plane.

DEVICE APPLICATIONS

TMS 9918A/9928A / 9929A

This section describes the hardware and software interface between a TMS 9918A VDP and a TMS 9900 micro-processor. Also described are some of the considerations in the use of the 9918A for text and graphics applications. Appendices in the back of this manual may also be referenced for software and hardware application examples for the VDP.

19978A / 9929A


VDP

TMS 9918A INTERFACE

VDP

Figure 3-1 shows the hardware components necessary to make the ~~9918A~~ operate. The CPU interface is shown disconnected because the VDP has a general-purpose, 8-bit data bus, and control signals that work with most micro-processors. The ~~9918A~~-interface timing is similar to that of static memories, and occupies eight unique memory address locations within the CPU memory address space.

VDP



Y
R-Y → }
B-Y → } TO encoder (9918A/9929A)

Figure 3-1 - TMS 9918A/9928A / 9929A . INTERFACE

VDP TERMINAL ASSIGNMENTS

SIGNATURE	TERMINAL	I/O	DESCRIPTION
D0 MS3	24	I/O	CPU data bus (CD0) is the most significant bit
D1	23	I/O	
D2	22	I/O	
D3	21	I/O	
D4	20	I/O	
D5	19	I/O	
D6	18	I/O	
D7	17	I/O	
ODE	13	I	CPU interface mode select; usually a processor address line
\overline{SR}	15	I	CPU-VDP read strobe
\overline{SW}	14	I	CPU-VDP write strobe
\overline{S}	33	I	+5 volt supply
\overline{S}	12	I	Ground Reference
D0 MS8	32	I	VRAM read data bus (RD0 is the most significant bit)
D1	31	I	
D2	30	I	
D3	29	I	
D4	28	I	
D5	27	I	
D6	26	I	
D7	25	I	
D0 MSB	10	O	VRAM address/data bus (multiplexed high and low order VRAM address and output data bytes)
D1	9	O	ADO is the most significant bit and is used only for data and not for addressing.
D2	8	O	
D3	7	O	
D4	6	O	
D5	5	O	
D6	4	O	
D7	3	O	
\overline{S}	1	O	VRAM row address strobe
\overline{S}	2	O	VRAM column address strobe
\overline{W}	11	O	VRAM write strobe
Xtal1			
Xtal2	40,39	I	10.7 MHz crystal inputs. **
ROMCLK	37	O	VDP output clock = XTAL/24. Typically not used
RESET/SYNC	34	I	RESET—This pin is a trilevel input pin. When it is below 0.8 volts, RESET initializes the VDP. When it is above 9 volts, RESET is the synchronizing input for external video.

RAS	1	40	XTAL1
CAS	2	39	XTAL2
AD7	3	38	CPUCLK / R-
AD6	4	37	GROMCLK
AD5	5	36	COMVID / Y
AD4	6	35	EXTVDP / B-Y
AD3	7	34	RESET/SYNC
AD2	8	33	VCC
AD1	9	32	RD0
ADO	10	31	RD1
R/W	11	30	RD2
VSS	12	29	RD3
MODE	13	28	RD4
CSW	14	27	RD5
CSR	15	26	RD6
INT	16	25	RD7
CD7	17	24	CD0
CD6	18	23	CD1
CD5	19	22	CD2
CD4	20	21	CD3

VDP

NAME	TERMINAL	I/O	DESCRIPTION
JP/B-Y	35	I/O	External VDP input
BUCLK/R-Y	38	O	Color burst frequency clock. Typically not used.
IT	16	O	CPU interrupt output
DMVID/Y	36	O	Composite video output.

The least-significant address bit, AD7, is wired to A0 of the dynamic RAMs. Likewise, AD6 is wired to A1 of the RAMs. Care must be exercised in assuring proper orientation of the 9918A address outputs to the dynamic RAM address inputs. When driven externally, both inputs must be driven.

Note: CRYSTALS for the TMS 9918A may be purchased from one of the following companies or authorized distributors:

NDK
10080 North Wolfe Rd.
Suite 220
Cupertino, CA 95014
Tele: (408) 255-0931
Telex: 352057

19928A/19929A
CTS Knights, Inc
400 Reimann Ave
Sandwich, ILL 60548
Tele: (815) 786-8411

On the TMS 9918A this is the external VDP input
on the TMS 9928A/9929A this is the B-Y color difference.

on the TMS 9918A this is the color burst frequency
clock and is typically not used.
on the TMS 9928A/9929A this is the
R-Y color difference output

Composite video output for the TMS 9918A. On the
TMS 9928A/9929A this is the Y (black/white
luminance and composite sync) output.




FIGURE 4-9 - TMS 9928A/9929A Y HORIZONTAL TIMING




FIGURE 4-10 - TMS 9928A/9929A R-Y HORIZONTAL TIMING

* Absent for the 9928A





FIGURE 4-11 - TMS 9928A/9929A B-Y HORIZONTAL TIMING

** Amplitude changes for the 9928A (see spec)



* COLOR BURST OUTPUT SUPPRESSED

FIGURE 4-12 - TMS 9929A VERTICAL TIMING

A/9928A/9929A
AMS 9918A PRELIMINARY ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE
(unless otherwise noted)*

Supply voltage, V _{CC}	-0.3 to 20 V
All input voltages	-0.3 to 20 V
Output voltage	-2 to 7 V
Continuous power dissipation	1.8 W
Operating free-air temperature range	0°C to 55°C
Storage temperature range	-55°C to +150°C

Values beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS*

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
Supply voltage, V _{SS}	0			V
Input voltage, V _I , RESET/SYNC pin	SYNC active	10	12	
	RESET active	0	0.6	V
	SYNC and RESET inactive	3	6	
High-level input voltage, V _{IH}	XTAL1, XTAL2	2.75		V
	All other inputs	2.2		V
Input voltage, V _I , EXTVDP pin (9918A only)	SYNC level	2.5		
	White level	3.7		V
	Black level	3		
Low-level input voltage, V _{IL}	0	0.8		V
Operating free-air temperature, T _A	0	55		°C

voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS OVER FULL RANGES OF RECOMMENDED OPERATING CONDITIONS (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	Typ†	MAX	UNIT
I _H High-level output voltage	RAS, CAS, R/W	2.7			V
	All other outputs	2.4			
I _L Low-level output voltage	CPU data	0.6			V
	DRAM interface	0.6			
Z _H Off-state output current	I _O = 5.5 V	100			μA
Z _L high-level voltage applied, DO-D7 outputs	V _O = 0 V	-100			μA
Z _L Off-state output current	V _O = 0 V				μA
I _H Low-level voltage applied, DO-D7 outputs	V _I = 5.5 V, All other pins at 0 V	10			μA
I _L High-level input current	V _I = 0 V, All other pins at 0 V	-10			μA
WHITE Video voltage level of white, COMVID / Y / R-Y / B-Y outputs		2.5	3		V
Video voltage level of black (blank), LACK COMVID / Y / R-Y - B-Y outputs		2.3			V
YNC Video voltage level of sync, COMVID / Y outputs		1.9			V
Video voltage (peak-to-peak)		0.5			V
Z(P-P) of burst/COMVID output					
Video voltage difference, white - black, COMVID / Y / R-Y / B-Y outputs		0.5	0.7		V
Average supply current from V _{CC}	T _A = 25°C	200	250		mA
Input capacitance	DO-D7	20			pF
	All other inputs	10			pF
Output capacitance	f = 1.1 MHz, Unmeasured pins at 0 V	20			pF

* typical values are at V_{CC} = 5.25 V, T_A = 25°C.

† [V POS COLOR BURST Video voltage level of R-Y output] of C8, [V NEG COLOR BURST Video voltage level of B-Y output] - .25 V V

TMS 9928A/9929A Y, R-Y, B-Y OUTPUTS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
t_{f3}	Fall time, V BLACK to V SYNC	100			n sec.
t_w (HS1)	Pulse width, Horizontal SYNC	4.84			u sec.
t_{r3}	Rise time, V SYNC to V BLACK	150			n sec.
t_w (BP)	Width, Back Porch	4.47			u sec.
t_w (LB1)	Width, Left Border	2.8			u sec.
t_w (P)	Pulse width, Pixel	186.24			n sec.
t_w (HORZ)	Width, Horizontal Line	63.695			u sec.
t_w (AD1)	Width, Active Display Area	47.67			u sec.
t_{r4}	Rise time, V BLACK to V WHITE	75			n sec.
t_{f4}	Fall time, V WHITE to V BLACK	50			n sec.
t_w (RB1)	Width, Right Border	2.42			u sec.
t_w (FP)	Width, Front Porch	1.49			u sec.
t_5	Rise time, V NO COLOR to V POS CB	0	150		n sec.
t_w (CB1)	Pulse width, POS COLOR BURST	2.6			u sec.
t_6	Fall time, V POS CB to V NO COLOR	0	100		n sec.
t_w (CB-LB1)	Delay time, POS CB to LEFT BORDER	1.49			u sec.
t_6	Fall time, V NO COLOR to V NEG CB	100			n sec.
t_6	Rise time, V NEG CB to V NO COLOR	150			n sec.
t_w (VS1)	Pulse width, Vertical SYNC	465			n sec.
VFB1	VERTICAL FRONT BLANKING	191.09			u sec.
VS1	VERTICAL SYNC	191.09			u sec.
VBB1	VERTICAL BACK BLANKING	828.04			u sec.
ABA1	ACTIVE AREA PLUS BORDER AREA	18.70			m sec.
	TOTAL VERTICAL TIME	19.91			m sec.

$$R_L = 560 \Omega$$

$$C_L = 150 \text{ pF}$$

see figure
4-8

Note fall times depend on external pull-down resistor.