TI 99/4A HOME COMPUTER
SERVICING MANUAL

COMPILED AND EDITED

BY

THE ENGINEERING STAFF

OF

TEXAS INSTRUMENTS CONSUMER REPAIR CENTER

LUBBOCK TEXAS

THIRD REVISION, OCTOBER, 1983

TI 99/4A HOME COMPUTER SERVICING MANUAL

COMPILED AND EDITED

BY

THE ENGINEERING STAFF

OF

TEXAS INSTRUMENTS CONSUMER REPAIR CENTER

LUBBOCK TEXAS

THIRD REVISION, OCTOBER, 1983

TABLE OF CONTENTS

LIST OF FIGURES

SCHEMATIC PACKAGE: 99/4

SCHEMATIC PACKAGE: 99/4A

LIST OF TABLES

INTRODUCTION

The TI 99/4 Home Computer was initially presented at the Consumer Electronics Show in June 1979 by Texas Instruments. The TI 99/4 is a TMS 9900-based microprocessor system. Presently, the 99/4A mainframe is being manufactured by the Consumer Products Division of Texas Instruments Inc. in Lubbock, Texas.

The TI 99/4A has many key features. Some of these features, include 16-color graphics, music and sound over four octaves. The TI 99/4A also makes use of an expanded TI Basic. This feature plus the capability for up to 72K bytes of memory (16K RAM internal, 26K ROM, and up to 30K ROM interfaced via the Command Module peripherals) make the TI 99/4A Home Computer a very powerful tool. These key features and the general operation of the TI 99/4A will be presented in the following pages.

SYSTEM BLOCK DIAGRAM:

The TI 99/4A Home Computer effectively combines each of the individual features of the unit into a complete and complex system. The basic blocks of the system include the CPU, sound generation, video display, I/O control, plus timing and control logic. These features are interfaced to produce the complete microprocessor system. The system block diagram of the TI 99/4A is shown in Figure 1, p. 2.

FIGURE 1 TI-99/4/ SYSTEM BLOCK DIAGRAM



HOME COMPUTER
KEY ARCHITECTURAL FEATURES

- 9900 CPU
- VIDEO PROCESSOR WITH 10.74 MHz CRYSTAL OSCILLATOR FOR NTSC COMPOSITE VIDEO GENERATION AND CONTROL OF GRAPHICS RAM
- 3 GRAPHICS ROMS ONBOARD WITH 6K BYTES EACH, EXPANSION PORT FOR SOFTWARE MODULES WITH UP TO FIVE 6K X 8 GROMS AND 8K ROM OR RAM
- 48 KEY KEYBOARD
- TV INTERFACE VIA VIDEO MODULATOR
- PERIPHERAL CONNECTORS WITH CRU AND 8 BIT MEMORY INTERFACE
- 1200 BAUD HOME CASSETTE INTERFACE

HOME COMPUTER
TMS 9918 VIDEO DISPLAY PROCESSOR KEY FEATURES

- REFRESH THE TV SCREEN AT 60 Hz WITHOUT INTERFACE FOR COMPOSITE NTSC VIDEO OUTPUT
- 24 LINES OF 32 CHARACTERS WITH 8 X 8 DOT RESOLUTION
- 32 MOVABLE CHARACTERS WITH MAGNIFICATION
- 24 LINES OF 40 CHARACTERS WITH 6 X 8 DOT RESOLUTION
- 48 LINES OF 64 INDEPENDENT SPOTS
- EXTERNAL VIDEO INPUT WITH SYNC
- PROVIDE 8 COLORS WITH 2 LUMINOUS LEVELS EACH
- PROVIDE 8 SETS OF COLOR SELECT REGISTERS TO PROVIDE SEPARATE COLOR FOR ONES AND ZEROS
- ADDRESS 4-16K BYTES OF RAM FOR CPU OR DISPLAY
- SINGLE 5 VOLT POWER SUPPLY
- 10.74 MHz ONBOARD CRYSTAL OSCILLATOR
- GROM CLOCK
- 40 PIN PLASTIC PACKAGE

HOME COMPUTER
TMC 0430 GRAPHICS ROM KEY FEATURES

- 6144 BYTES MASK PROGRAMMABLE ROM
- 16 BIT ADDRESS REGISTER WITH INCREMENTER
- CHIP SELECT FROM 3 MOST SIGNIFICANT ADDRESS BITS
- INSTRUCTION DECODE FOR FOUR OPERATIONS
  - READ BYTE AND INCREMENT
  - WRITE HIGH ADDRESS BYTE AND TRANSFER HIGH TO LOW
  - READ LOW ADDRESS BYTE
  - SPARE TO WRITE RAM OR PROM
- LOW COST P CHANNEL MOS
- 9us CYCLE TIME
- +5, -5 POWER SUPPLIES WITH TTL INTERFACE
- 447.5 KHz CLOCK INPUT
- 16 PIN PACKAGE

HOME COMPUTER
TIM 9919 SOUND GENERATOR KEY FEATURES

3 VOICES WITH 4 OCTAVE MUSICAL RESOLUTION

15 BIT PROGRAMMABLE NOISE SHIFT REGISTER

100 mW AUDIO DRIVE WITH 30DB CONTROL IN 2DB STEPS

8 BIT CPU INTERFACE

5V POWER SUPPLY

I^2L TECHNOLOGY

16 PIN PACKAGE

SYSTEM POWER UP

POWER IS TURNED ON:

- 9900 CPU RESETS AND ADDRESSES LOW ROM LOCATIONS
- 9900 INITIALIZES
- 9900 SETS UP WORKSPACE REGISTERS IN 6810 RAM
- 9900 BEGINS READING FROM GROMS
- 9900 ENTERS TIME DELAY LOOP TO ALLOW STABILIZATION - ¼ SEC
- 9919 SOUND CHIP IS TURNED OFF
- 9918 VDP IS INITIALIZED
- 4116 RAM IS CLEARED - REQUIRES APPROXIMATELY 1 SEC
- FRONT PANEL DISPLAY IS WRITTEN INTO VDP
- 9919 SOUND CHIP EMITS BEEP
- 9900 CPU ENTERS KEYBOARD SCAN ROUTINE

SYSTEM IS NOW READY FOR USER INPUT

ITEMS TO CHECK DURING DEBUG

1 - CHECK IF FRONT PANEL IS UP "TI LOGO"

2 - CHECK +5, +12 VOLT LEVELS THROUGHOUT BOARDS

3 - CHECK IF READY PIN 62 OF 9900 IS LOCKED UP

4 - CHECK THE FOUR 12 VOLT CLOCKS FROM 74362 TO 9900

5 - CHECK

GROM SELECT PIN 10 0430
GROM READY PIN 15 0430
GROM CLOCK PIN 13 0430

6 - CHECK PIN 38 OF 9918 FOR 3.579548 MHz CLOCK
NOTE: SYSTEM WILL RUN WITH CLOCK FROM 3.579520 MHz TO 3.579548 MHz

7 - CHECK VDP (9918) READ PIN 15 9918
WRITE PIN 14 9918

8 - CHECK DATA OUT OF 4116 RAM PIN 14

9 - CHECK COMPOSITE VIDEO FROM PIN CONNECTOR

HOME COMPUTER CASSETTE INTERFACE

1. Operates with byte/manchester encoding format.

2. Utilizes redundancy to gain increased reliability.

3. Uses wave shaping on input and output to increase reliability.

4. Has two motor control circuits which allow computer to control decks.

5. Has capability of reading from one deck and writing to another, under computer control.

6. The interface is software intensive and relies on 9901 internal timer for it's timing.

PROBLEM AREA OF CASSETTE INTERFACE

1. Reliable recovery of data is dependant on recorder used during save.

2. Reliability is directly proportional to frequency response of cassette deck.

3. Reliability can be observed by looking for the "eye" or "jitter" phenomenon with an oscilloscope.

   A. Present reliability is dependant on amount of jitter. If jitter is less than 60 ms cassette should work.

4. Cassette is also adversely affected by speed changes.

   A. Motor control circuit can under special circumstances cause this.

GENERAL DESCRIPTION OF THE 99/4A

The following paragraphs provide a description of the 99/4A system hardware, the VDP chip (TMS 9918), the sound chip (TMS 9919), the GROM (TMC 0430), the associated timing diagrams, the cassette interface circuitry and power supply.

99/4 SYSTEM HARDWARE

The 99/4 has been built around the TMS 9900 microprocessor. Figure 1, shows a block diagram of the system. In this description the logic of the 99/4 is grouped into the following functional sections.

- Clock generator/driver
- Microprocessor unit
- Memory selection logic
- System ROM & RAM
- 16 to 8 bit interfacing circuit
- Timing and control logic
- GROM memory
- TMS 9901 programmable system interface
- TMS 9918 video display processor
- TMS 9919 sound generator
- Keyboard, remote handheld unit
- Cassette interfacing circuit
- I/O port
- Power supply
- European power supply
- Audio board

The purpose and composition of these functional sections is to provide an overview of the 99/4A system with a detailed description in the succeeding paragraphs.

- The clock generator/driver provides 4 non-overlapping clock signals for the TMS 9900 microprocessor and also internal latch which is used on the reset circuitry.

- The microprocessor unit with the TMS 9900 handles all the processing as required by the on board software as well as the off board software (DSR's and command modules), interrupts, and power up initialization.

- The memory address/decode logic provides enabling signals to the various RAM's, ROM's, GROM's and interface circuit.

- System RAM consists of 256 bytes static RAM used as a scratch pad memory for all system operations. The system ROM consists of 8K bytes of the following system programs.

  - The GPL interpreter.
  - Floating point routines.
  - String conversation routines.
  - Cassette interfacing and I/O programs.
  - Basic programs.

- The 16 to 8 bit interfacing circuit enable the 99/4 to access 8 bit devices by multiplexing and demultiplexing the 16 bit data bus of the TMS 9900.

- Timing and control logic provides the timing and enables signals for the 16 to 8 bit interfacing circuit. It also handles the READY and WE signal for memory operations.

- The TMS 9901 I/O controller is the interface used by the keyboard scanning circuit and the cassette interfacing circuit. It also handles interrupts and has an on-chip timer.

- GROM memory consists of 18K bytes of graphics program. (Graphics is the intermediate language used in the 99/4A) It contains the following system routines:

  GROM 0 :
  - Monitor routines
  - First part of the equation calculator.
  - The cassette device subroutine contain ROM.

  GROM 1 :
  - The editor
  - The prescan routine for basic.
  - The first part of the basic executing program.

  GROM 2 :
  - The file management programs.
  - The second part of the basic executing program.
  - The second part of the equation calculator.

  GROM memory is expandable up to a limit of 48K through the grom I/O port. The GROM port enables the user to run preprogrammed software in up to 5 GROM's in a software module. This module may also contain in ROM processing for generating the composite video signal. A part of the 16K byte uses RAM during the power-up sequence.

The TMS 9919 sound generator is a one chip device capable of generating 3 tones and noise programmable by the user.

The keyboard interface is using the TMS 9901 I/O chip. The keyboard scanning is using the multiplexing technique.

The I/O port provides the capability to the 99/4 to access the ROM in the various peripherals containing the device service routines (DSR's) and it takes care of the data exchange.

The audio board houses an audio amplifier to drive the 8 ohm in the European version of the 99/4. Volume control is by a slide pot.

OSCILLATOR CIRCUIT

GENERAL DESCRIPTION

The TMS 9900 microprocessor, as used in the TI 99/4, uses four non overlapping clock signals generated by a 74LS362 clock generator/ driver. These four clock signals (Q1, Q2, Q3 and Q4) are available at TTL level. A timing diagram for the clock signals is given in figure 35, p.114. As can be seen from the internal schematics of the 74LS362 figure 35, there is also a D type latch available. This latch, clocked by Q3, is in the reset circuitry.

HARDWARE DESCRIPTION (SEE FIGURE 2, P.14.)

POWER CONNECTIONS

Power connection points are pin 10 for ground, pin 13 for the +12v and pin 20 for the +5 volt supply. L603, L604, C604, C605 and C607 are used for decoupling of noise generated by the 74LS362.

POWER UP

Pin 17, connected to the 5 volt power supply by serieg resestor R604 enables the clock outputs.

RESONATOR PART

A third overtone, 48MHz crystal, connected between pin 18 and 19 determines the clock frequency. The tank circuit with L602 and L603 connected between PINS 1 and 2 selects the third overtone. Some units may use a 12 MHZ crystal with tank components to select the primary frequency.

CLOCK SIGNALS

Pin 8, 9, 11 and 12 are the four 12 volt clock outputs for the TMS 9900. The four series resistors R601, R602 and R603 minimize over and undershoot. The inverted clock signals on pin 6, 7, 14 and 15 are used internally in the 99/4 for timing purposes.

RESET

Reset is accomplished during power-up and when a solid state software command module is inserted. C606 will be slowly charged by resistor R605 after applying power to the console. Thus for a short period the D input of pin 5 of the 74LS362 is low. The 74LS362 clocks this zero binary value to the reset out of pin 4. This signal resets the TMS 9900 until a binary 1 value is sensed on pin 5. When the system is switched off, R606 discharges C606, thus enabling a new reset. When a solid state software command module is inserted, the reset line is connected to -5 volt. C606 is then partly discharged by C506, thus dropping the voltage at pin 5 for a short time to the binary low level, generating a reset. When the solid state software command module is removed, resistor R514 will discharge C506 to enable a new reset.

Figure 2. Clock Circuitry.



R514	47K
R600	22
R601	22
R602	22
R603	22
R604	1K
R605	12K
R606	150K

C506	15μF
C603	22μF
C604	.1μF
C605	10μF
C606	15μF
C607	1 nF
Y600	XTAL 48MHz
U601	74LS362

CENTRAL PROCESSING UNIT

GENERAL DESCRIPTION

THE 99/4A Home Computer use the Texas Instruments TMS 9900 microprocessor. It provides the system with a 15 bit address and 16 bit data bus for communication with external memory. It also has input and output pins for serial in and output, interrupt handling and memory control (see figures 3 and 4, p.20-23).

MEMORY INTERFACING

The TMS 9900 interfaces with memory by means of a 16 bit data bus (D0-D15), the 15 bit address bus (A0-A14) and the following control signals.

MEMEN — MEMORY ENABLE. When active (low), MEMEN indicates that the address bus contains a memory address.

WE — WRITE ENABLE. When active (low), WE indicates that memory write data is available from the TMS 9900 to be written into memory.

DBIN — DATA BUS IN. When active (high), READY indicates that memory will be ready to read or write during the next clock cycle. When not ready is indicated during a memory operation, the TMS 9900 suspends further operation (e.g. enters a wait state) until READY becomes active again, after which the memory read/write cycle is completed. This signal enables the use of slow memory devices with the TMS 9900.

WAIT — WAIT. When active (high), WAIT indicates that the TMS 9900 has entered a wait state because of a not-ready condition from memory.

Timing diagrams for read and write cycles, with and without wait states, are given in Figures 5-8, p.25-28.

DIRECT MEMORY ACCESS

Performing memory access without interference of the TMS 9900 is called direct memory access (DMA). For this purpose the following control lines are available.

HOLD — When active (low), HOLD indicates to the processor that an external controller desires to use address, data and memory control signals. The TMS 9900 enters the hold state following a hold signal when it has completed its present memory cycle. The processor then places the address and data buses in the high-impedance state along with MEMEN, WE and DBIN and responds with a hold ackowledge signal (HOLDA). When HOLD is removed, the processor returns to normal operation.

HOLDA (HOLD ACKNOWLEDGE) When active (high), HOLDA indicates that the processor is in the hold state and that the outputs (MEMEN, WE and DBIN) are in the high inpedance state thus making it possible for an external device to use the buses and access memory.

The timing diagram for direct memory access is given if Figure 9,p.29.

IN AND OUTPUT (I/O)

The TMS 9900 has two possibilities for communicating with external devices:

A. Addressing the device as memory.
B. Using the communication resister unit (CRU).

The CRU makes it possible to communicate with extenal devices with fewer lines.Only A3 through A14, CRUIN, CRUOUT and CRUCLK are used. The CRU I/O bus makes it also possible to address bits or words

OUTPUT

Output with the CRU interface is performed as follows:The processor addresses the bit to be set. This address is decoded and enables a latch to the data present on the CRUOUT lines on CRUCLK.

INPUT

Input is performed only with the address bus and CRUIN. Again the processor addresses the bit to be read. The system hardware decodes the bit address on A3 through A14 and enables the addressed bit to put its value on the CRUIN line. The bit is then fetched by the TMS 9900.

TIMING DIAGRAM

A timing diagram of CRU operations is given in figure 10,p30. The TI 99/4 home computer uses both ways of I/O to communicate with internal and external devices.

INTERRUPT HANDLING

Interrupt processing logic on the TMS 9900 uses the following inputs.

INTREQ INTERRUPT REQUEST. When active (low) INTREQ indicates that an external interrupt is requested. If INTREQ is active, the processor loads the data on the interrupt-code input lines IC0 through IC3 into the internal interrupt-code storge resister. This code is compared to the interrupt mask bits of the enabled interrupt level, the TMS 9900 interrupt sequences is initiated. If the comparison fails, the processor ignores the request. INTREQ should remain active and the processor will continue to sample IC0 through IC3 until the program enables a sufficiently low priority to accept the requested interrupt.

IC0
IC1
IC2
IC3 INTERRUPT CODES. IC0 is the most sighificant bit of the interrupt code, which is sampled when INTREQ is active. When IC0 through IC3 are LLLH, the highest external priority interrupt and when HHHH the lowest prority is being requested.

In this system, IC0,IC's and IC2 are tied to VSS,and IC3 is tied to VCC, thus if INTREQ is active, it is always considered the highest priority.

TIMING SIGNAL

The TMS 9900 has an additional timing signal IAQ which becomes high during any memory cycle when the TMS 9900 is acquiring an instruction. This signal can be used for timing purposes.

SUPPLY VOLTAGES

The TMS 9900 requires 3 voltages with respect to ground.

VBB	- 5 volt supply voltage
VCC	+ 5 volt supply voltage
VDD	+12 volt supply voltage
VSS	system ground

CLOCK INPUTS

Four clock signals, Q1, Q2, Q3 and Q4, have to be provided on the four clock input pins for internal timing of the TMS 9900. Note that these inputs require a 12 volt swing.

SYSTEM START UP

The following signals can be used for system start up.

RESET — When active (low), RESET resets the processor. When RESET is released the TMS 9900 starts execution of its programs with the first memory address fetched from memory location 0002.

LOAD — When active (low), the processor starts execution of its programs on the address in memory location FFFE.

During a reset or load, the microprocessor also fetches the workspace pointer. This is the starting address of a memory field of 16 words in RAM memory which is used as a register field. During reset the workspace pointer is fetched from address 0000, during load from address FFFC.

HARDWARE DESCRIPTION

A drawing of the connections to the TMS 9900 as used in the 99/4 is given in Figure 4,p.21.

The following list describes the connections in more detail.

POWER CONNECTIONS

+ 5 volt. — The +5 volt power supply is connected to PIN 2 and 59 of the TMS 9900. L600, C600 and C611 are acting as a filter to reduce system noise on PIN2 and C603 is used for the same purpose on PIN 59.

+12 volt. — The +12 volt power supply is connected to PIN 27 L601 and C612 are acting as a filter to reduce noise.

- 5 volt. — The -5 volt power supply is connected to PIN 1 with C602 for decoupling.

GROUND Pin connections 26 and 40 are for ground.

CLOCK INPUTS

Clock inputs Q1, Q2, Q3 and Q4 are input on pins 8, 9, 25 and 28 respectively.

ADDRESS BUS

The 99/4 uses the address bus internally without further buffering, except for A14, which is used on the GROMs (see I/O bus description).

DATA BUS

Internal ROM and RAM uses the data bus without buffering. To connect the data bus to internal 8 bit devices and for in and output, a special 16 to 8 bit interfacing circuit is used.

CRU BUS

CRUOUT, CRUI and CRUCLK are used internally without buffering.

INTERRUPT HANDLING

Interrupt vector pins 33 through 36 are preset to code LLLH, the highest external priority interrupt. So the 99/4 knows only oe interrupt level. The INTREQ line is connected to the TMS 9901, which handles the interrupts.

RESET

The system resets during power up or when a solid state software command module is inserted. This is done by connecting RESET pin 6 to pin 4 of the system clock generator (U601).

LOAD

The load function or pin 4 is connected to the I/O Port via resistor R523.

WRITE ENABLE

The WE function or pin 61 is used by fast system RAM without buffering and is modified by timing and control for other devices.

IAQ/HOLDA

The instruction aquisition signal on pin 7 and the hold acknowledge signal on pin 5 are combined on OR-gate U605 to generate a combined signal.

MEMORY ENABLE (MEMEN)

This signal is buffered by OR gate U605 for further use in and outside the 99/4. R607 is used as a pull up resistor to +5 volt to assure that memory is disabled during power up.

DBIN

The DBIN signal on pin 29 is buffered twice by inverting gates U602 for use within the 99/4 system.

READY/HOLD

READY and HOLD on pins 62 and 64 are combined to form one signal.

A study of 9900's internal structure is useful when trying to understand the operation of the IC. The architecture of the 9900 microprocessor is shown in the diagram of figure 3,p.20. This shows the internal features within the CPU.

These features include:

* The ALU
* 3 Multiplexer buses
* Control Logic and Control ROM
* Internal Registers:
  Memory address register, shift register, status register, source data register, shift counter, workspace register, instruction register, and auxillary register T1 and T2.

The ALU (Arithmetic Logic Unit) is a 16-bit, parallel logic network used in the execution of the 9900's instructions. The unit performs arithmetic functions, log, and comparisons. The multiplexer buses are used in the transfer of flow and data in the CPU. The control circuitry provides the signals necessary for correct gating.

The control logic and control ROM provide the necessary signals for the correct sequencing of operation of the CPU's instructions. This is accomplished with the aid of the input control signals and master timing. Among the internal registers there are three which are key architectural features of the CPU. These registers are the workspace pointer that contains the location of the first word in the workspace. The program counter contains the address for the next word which is to be used in the execution of an instruction. The status register determines if the conditions necessary for an instruction execution have been met. This is done by the setting of flags.

In the operation of the 9900, sixty-nine instruction words can be used. A list of the 9900's instruction set can be found in Table 3,p.31. These instructions are used to perform arithmetic operations, logic, comparisons, and manipulation operations on data. They are also used for the loading and storing of data within the CPU's internal registers. Data transfer between the external memory system and external devices is also made possible with the instructions via the CRU. Instructions are also used as control functions within the CPU.

The external memory used with the TMS 9900 in the TI 99/4 and TI 99/4A consists of two TMS 4732's and two MCM 6810P's. The TMS 4732's are 4K X 8bit ROMS and are addressed via lines A3-A14 of the address bus. However, one of the 4732's uses the D1-D7 lines on the data bus while the other uses data lines D8-D15, thus combining the two 6810's are combined to form a 128 X16 bit RAM. One slight difference from the 4732's is that the 6810's are addressed by address lines A8-A14.

The 9900 uses three control signals during operation of the external memory read and write to control the use of the address and data busses. These signals are DBIN, -MEMEN, and -WE. During memory read, DBIN and -MEMEN are active, while -WE is not. The active signals allow an output onto the address bus indicating the desired memory location to be read. DBIN is active (high) when the 9900 has disabled its output buffers and is used in the system to enable data input to the processor.



ARCHITECTURE

figure 3

2.8 TMS 9900 PIN DESCRIPTION

Table 2 defines the TMS 9900 pin assignments and describes the function of each pin.

TABLE 2
TMS 9900 PIN ASSIGNMENTS AND FUNCTIONS

SIGNATURE	PIN	I/O	DESCRIPTION
			ADDRESS BUS
A0 (MSB)	24	OUT	A0 through A14 comprise the address bus.
A1	23	OUT	This 3-state bus provides the memory-
A2	22	OUT	address vector to the external-memory
A3	21	OUT	system when $\overline{\text{MEMEN}}$ is active and I/O-bit
A4	20	OUT	addresses and external-instruction addresses
A5	19	OUT	to the I/O system when $\overline{\text{MEMEN}}$ is inactive.
A6	18	OUT	The address bus assumes the high-impedance
A7	17	OUT	state when HOLDA is active.
A8	16	OUT	
A9	15	OUT	
A10	14	OUT	
A11	13	OUT	
A12	12	OUT	
A13	11	OUT	
A14 (LSB)	10	OUT	
			DATA BUS
D0 (MSB)	41	I/O	D0 through D15 comprise the bidirectional
D1	42	I/O	3-state data bus. This bus transfers memory
D2	43	I/O	data to (when writing) and from (when
D3	44	I/O	reading) the external-memory system when
D4	45	I/O	$\overline{\text{MEMEN}}$ is active. The data bus assumes the
D5	46	I/O	high-impedance state when HOLDA is
D6	47	I/O	active.
D7	48	I/O	
D8	49	I/O	
D9	50	I/O	
D10	51	I/O	
D11	52	I/O	
D12	53	I/O	
D13	54	I/O	
D14	55	I/O	
D15 (LSB)	56	I/O	
			POWER SUPPLIES
V_{BB}	1		Supply voltage (−5 V NOM)
V_{CC}	2,59		Supply voltage (5 V NOM). Pins 2 and 59 must be connected in parallel.
V_{DD}	27		Supply voltage (12 V NOM)
V_{SS}	26,40		Ground reference. Pins 26 and 40 must be connected in parallel.
			CLOCKS
ϕ1	8	IN	Phase-1 clock
ϕ2	9	IN	Phase-2 clock
ϕ3	28	IN	Phase-3 clock
ϕ4	25	IN	Phase-4 clock

TMS 9900 PIN ASSIGNMENTS



NC – No internal connection

Fig. 4

TABLE 2 (CONTINUED)

SIGNATURE	PIN	I/O	DESCRIPTION
			BUS CONTROL
DBIN	29	OUT	Data bus in. When active (high), DBIN indicates that the TMS 9900 has disabled its output buffers to allow the memory to place memory-read data on the data bus during $\overline{\text{MEMEN}}$. DBIN remains low in all other cases except when HOLDA is active.
$\overline{\text{MEMEN}}$	63	OUT	Memory enable. When active (low), $\overline{\text{MEMEN}}$ indicates that the address bus contains a memory address.
$\overline{\text{WE}}$	61	OUT	Write enable. When active (low), $\overline{\text{WE}}$ indicates that memory-write data is available from the TMS 9900 to be written into memory.
CRUCLK	60	OUT	CRU clock. When active (high), CRUCLK indicates that external interface logic should sample the output data on CRUOUT or should decode external instructions on A0 through A2.
CRUIN	31	IN	CRU data in. CRUIN, normally driven by 3-state or open-collector devices, receives input data from external interface logic. When the processor executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A3 through A14).
CRUOUT	30	OUT	CRU data out. Serial I/O data appears on the CRUOUT line when an LDCR, SBZ, or SBO instruction is executed. The data on CRUOUT should be sampled by external I/O interface logic when CRUCLK goes active (high).
			INTERRUPT CONTROL
$\overline{\text{INTREQ}}$	32	IN	Interrupt request. When active (low), $\overline{\text{INTREQ}}$ indicates that an external interrupt is requested. If $\overline{\text{INTREQ}}$ is active, the processor loads the data on the interrupt-code-input lines IC0 through IC3 into the internal interrupt-code-storage register. The code is compared to the interrupt mask bits of the status register. If equal or higher priority than the enabled interrupt level (interrupt code equal or less than status register bits 12 through 15) the TMS 9900 interrupt sequence is initiated. If the comparison fails, the processor ignores the request. $\overline{\text{INTREQ}}$ should remain active and the processor will continue to sample IC0 through IC3 until the program enables a sufficiently low priority to accept the request interrupt.
IC0 (MSB)	36	IN	Interrupt codes. IC0 is the MSB of the interrupt code, which is sampled when $\overline{\text{INTREQ}}$ is active. When IC0 through IC3 are LLLH, the highest external-priority interrupt is being requested and when HHHH, the lowest-priority interrupt is being requested.
IC1	35	IN	
IC2	34	IN	
IC3 (LSB)	33	IN	
			MEMORY CONTROL
$\overline{\text{HOLD}}$	64	IN	Hold. When active (low), $\overline{\text{HOLD}}$ indicates to the processor that an external controller (e.g., DMA device) desires to utilize the address and data buses to transfer data to or from memory. The TMS 9900 enters the hold state following a hold signal when it has completed its present memory cycle.* The processor then places the address and data buses in the high-impedance state (along with $\overline{\text{WE}}$, $\overline{\text{MEMEN}}$, and DBIN) and responds with a hold-acknowledge signal (HOLDA). When $\overline{\text{HOLD}}$ is removed, the processor returns to normal operation.
HOLDA	5	OUT	Hold acknowledge. When active (high), HOLDA indicates that the processor is in the hold state and the address and data buses and memory control outputs ($\overline{\text{WE}}$, $\overline{\text{MEMEN}}$, and DBIN) are in the high-impedance state.
READY	62	IN	Ready. When active (high), READY indicates that memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the TMS 9900 enters a wait state and suspends internal operation until the memory systems indicate ready.
WAIT	3	OUT	Wait. When active (high), WAIT indicates that the TMS 9900 has entered a wait state because of a not-ready condition from memory.

*If the cycle following the present memory cycle is also a memory cycle, it, too, is completed before the TMS9900 enters the hold state. The maximum number of consecutive memory cycles is three.

Fig. 4 (continued)

TABLE 2 (CONCLUDED)

SIGNATURE	PIN	I/O	DESCRIPTION
			TIMING AND CONTROL
IAQ	7	OUT	Instruction acquisition. IAQ is active (high) during any memory cycle when the TMS 9900 is acquiring an instruction. IAQ can be used to detect illegal op codes.
$\overline{\text{LOAD}}$	4	IN	Load. When active (low), $\overline{\text{LOAD}}$ causes the TMS 9900 to execute a nonmaskable interrupt with memory address $FFFC_{16}$ containing the trap vector (WP and PC). The load sequence begins after the instruction being executed is completed. $\overline{\text{LOAD}}$ will also terminate an idle state. If $\overline{\text{LOAD}}$ is active during the time $\overline{\text{RESET}}$ is released, then the $\overline{\text{LOAD}}$ trap will occur after the $\overline{\text{RESET}}$ function is completed. $\overline{\text{LOAD}}$ should remain active for one instruction period. IAQ can be used to determine instruction boundaries. This signal can be used to implement cold-start ROM loaders. Additionally, front-panel routines can be implemented using CRU bits as front-panel-interface signals and software-control routines to control the panel operations.
$\overline{\text{RESET}}$	6	IN	Reset. When active (low), $\overline{\text{RESET}}$ causes the processor to be reset and inhibits $\overline{\text{WE}}$ and CRUCLK. When $\overline{\text{RESET}}$ is released, the TMS 9900 then initiates a level-zero interrupt sequence that acquires WP and PC from locations 0000 and 0002, sets all status register bits to zero, and starts execution. $\overline{\text{RESET}}$ will also terminate an idle state. $\overline{\text{RESET}}$ must be held active for a minimum of three clock cycles.

Fig. 4 (continued)



FIGURE 2 – MEMORY MAP

Three internal registers are accessible to the user. The program counter (PC) contains the address of the instruction following the current instruction being executed. This address is referenced by the processor to fetch the next instruction from memory and is then automatically incremented. The status register (ST) contains the present state of the processor and will be further defined in Section 3.4. The workspace pointer (WP) contains the address of the first word in the currently active set of workspace registers.

A workspace-register file occupies 16 contiguous memory words in the general memory area (see Figure 2). Each workspace register may hold data or addresses and function as operand registers, accumulators, address registers, or

Drivers are deactivated to prevent the input data from conflicting with output data. Memory write makes use of -MEMEN also -WE both active, and DBIN deactivated. Under these conditions the 9900 outputs on the address and data buses and holds these outputs for the duration required by RAM.

CRU ALLOCATION

Of the available 4K of CRU bits, the first 1K (addresses 0000 07FE) are used internally in the Home Computer. The second 1K (addresses 0800-0FFE) are reserved for future use. The last 2K (addresses 1000-1FFFE) are reserved for the peripherals to be plugged in the I/O port. A block of 128 CRU bits is assigned to each peripheral as listed below.

TABLE 1 CRU ASSIGNMENTS

CRU ADDRESSES	A3	A4	A5	A6	A7	USE
0000-0FFE	0	X	X	X	X	INTERNAL USE
1000-10FE	1	0	0	0	0	RESERVED
1100-11FE	1	0	0	0	1	DISK CONTROLLER
1200-12FE	1	0	0	1	0	RESERVED
1300-13FE	1	0	0	1	1	PRIMARY RS232
1400-14FE	1	0	1	0	0	RESERVED
1500-15FE	1	0	1	0	1	SECONDARY RS232
1600-16FE	1	0	1	1	0	RESERVED
1700-17FE	1	0	1	1	1	RESERVED
1800-18FE	1	1	0	0	0	THERMAL PRINTER
1900-19EE	1	1	X	X	X	FUTURE EXPANSION
1F00-1FFE	1	1	1	1	1	P-CODE

INTERRUPT HANDLING

The interrupt available on the I/O port is one of the maskable interrupts of the TMS 9901 Programmable Systems Interface.

TABLE 2 9900 INTERRUPTS

INTERRUPT LEVEL	VECTOR LOC. (MEMORY ADDR. IN HEX)	CPU PIN	DEVICE ASSIGNMENT
(HIGHEST 0	0000	RESET	RESET
PRIORITY) 1	FFFC	LOAD	LOAD
	0004	INT1	EXT DEV (9901)

Lower priority CPU interrupt are not used. The additional interrupts available are implemented on the 9901.



Figure 5: Memory Read Cycle Timing.

Fig. 5



Figure 6. Memory Write Cycle Timing.

Fig. 6



Figure 7. Memory Read Cycle Timing with One Wait State.

Fig. 7



Figure 8. Memory Write Cycle Timing With One Wait State.

Fig. 8



Figure 9. 'Direct Memory Access Timing.

Fig. 9



Figure 10. CRU Interface Timing.

Fig. 10

TABLE 3. SUMMARY OF 9900 MICROPROCESSOR INSTRUCTIONS

MNEMONIC	INSTRUCTION CODE DESCRIPTION
A	ADD WORDS
AB	ADD BYTES
ABS	ABSOLUTE VALUE
AI	ADD IMMEDIATE
ANDI	AND IMMEDIATE
B	BRANCH
BL	BRANCH AND LINK
BLWP	BRANCH AND LOAD WORKSPACE POINTER
C	COMPARE WORDS
CB	COMPARE BYTES
CI	COMPARE IMMEDIATE
CKOF	CLOCK OFF (CONTROL INSTRUCTION)
CKON	CLOCK ON (CONTROL INSTRUCTION)
CLR	CLEAR
COC	COMPARE ONES CORRESPONDING
CZC	COMPARE ZEROES CORRESPONDING
DEC	DECREMENT
DECT	DECREMENT BY TWO
DIV	DIVIDE
IDLE	IDLE (CONTROL INSTRUCTION)
INC	INCREMENT
INCT	INCREMENT BY TWO
INV	INVERT

SUMMARY OF 9900 MICROPROCESSOR INSTRUCTIONS (CONTINUED)

MNEMONIC	INSTRUCTION CODE DESCRIPTION
JEQ	JUMP IF EQUAL TO
JGT	JUMP IF GREATER THAN
JH	JUMP IF GREATER THAN (LOGIC)
JHE	JUMP IF GREATER THAN OR EQUAL TO (LOGIC)
JL	JUMP IS LESS THAN
JLE	JUMP IF LESS THAN OR EQUAL TO (LOGIC)
JLT	JUMP IF LESS THAN
JMP	UNCONDITIONAL JUMP
JNC	JUMP IF NO CARRY
JNE	JUMP IF NOT EQUAL
JNO	JUMP IF NO OVERFLOW
JOC	JUMP ON CARRY
JOP	JUMP ON ODD PARITY
LDCR	LOAD CRU
LI	LOAD IMMEDIATE
LIMI	LOAD INTERRUPT MASK IMMEDIATE
LREX	RESTART (CONTROL INSTRUCTION)
LWPI	LOAD WORKSPACE POINTER IMMEDIATE
MOV	MOVE (WORD)
MOVB	MOVE BYTE
MPY	MULTIPLY
NEG	NEGATIVE
ORI	OR IMMEDIATE
RESET	RESET(CONTROL INSTRUCTION)

SUMMARY OF 9900 MICROPROCESSOR INSTRUCTIONS (CONTINUED)

MNEMONIC	INSTRUCTION CODE DESCRIPTION
RTWP	RETURN WITH WORKSPACE POINTER
S	SUBTRACT WORDS
SB	SUBTRACT BYTES
SBO	SET BIT TO LOGIC ONE
SBZ	SET BIT TO LOGIC ZERO
SETO	SET TO ONE
SLA	SHIFT LEFT ARITHMETIC
SOC	SET ONE CORRESPONDING
SOCB	SET ONES CORRESPONDING
SRA	SHIFT RIGHT ARITHMETIC
SRC	SHIFT RIGHT CIRCULAR
SRL	SHIFT RIGHT LOGICAL
STCR	STORE CRU
STST	STORE STATUS
STWP	STORE WORKSPACE POINTER
SWPB	SWAP BYTES
SZC	SET TO ZEROES CORRESPONDING
SZCB	SET TO ZEROES CORRESPONDING BYTES
TB	TEST BIT
X	EXECUTE
XOP	EXTENDED OPERATION
XOR	EXCLUSIVE OR

MEMORY SELECTION LOGIC

GENERAL DESCRIPTION

The memory selection logic decodes the more significant address lines for selecting fast ROM and RAM memory. Also the output of the decoder is used for a second decoder, which selects internal devices such as VDP, sound etc...

HARDWARE DESCRIPTION

The schematics of the memory selection logic with a memory map is given in Figure 11, p.35. When MEMEN is active, U504 (74LS138) decodes the three most significant address lines A0 through A3, dividing the address space in the following 8 blocks of 8 bytes.

BLOCK 0

Memory Block 0 (>0000->1FFF) is used to select the system read only memory (ROM).

BLOCK 1

Memory Block 1 (>2000->3FFF) is reserved for memory expansion.

BLOCK 2

Memory Block 2 (>4000->4FFF) is used to select read only memory in external devices, such as RS232 interface. The ROM in these devices contains the device service routine (MBE).

BLOCK 3

Memory Block 3 (>6000->7FFF) is used for the optional read only memory in solid state software command modules (ROMG).

BLOCK 4

Memory Block 4 (>8000->9FFF) is used divided in several parts. Memory locations >8000 to >83FF are used for the fast system read-and-write memory. This further decoding of the address space is done in OR-gates U507. This part of the circuitry also generates the RAMBLK signed, which is used to select the TMS 9901 programmable system interface. Furthermore the MB4 signal is used to select a second 74LS138 which divides memory block 4 in more parts.

BLOCK 5, 6 AND 7

These blocks are used along with Block 1 for memory expansion.

START SIGNAL

By combining the CSRAM and ROMEN signals , together with MEMEN in NAND-gate U606 and OR-gate U605, the START signal is developed. This signal is used in the 16 to 8 bit interfacing circuit.

MEMORY SELECTION LOGIC



SIGNAL	ADDRESSED MEMORY LOCATION	USE
$\overline{\text{ROMEN}}$	0000 - 1FFF	SYSTEM ROM SELECT
$\overline{\text{MBE}}$	4000 - 5FFF	EXT. DEVICE ROM SELECT
$\overline{\text{ROMG}}$	6000 - 7FFF	SOFTWARE MODULE ROM SELECT
$\overline{\text{MB4}}$	8000 - 9FFF	MEMORY BLOCK 4

Fig. 11

MEMORY ALLOCATION

The memory address space is broken into 8 blocks of 8K bytes of memory. The third block (addresses 4000 - 5FFF) is predecoded and made available at the I/O port for the peripherals. The second sixth, seventh and eighth blocks (addresses 2000-3FFF and A000 - FFFF) are available for further expansion. For the speech module, (addresses 90XX - 94XX), a predecoded line is available at the I/O port.

TABLE 4 SYSTEM MEMORY MAP

HEX ADDRESS

0 - 1FFF	Console ROM Space
2000 - 3FFF	Memory Expansion
4000 - 5FFF	Peripheral expansion (predecoded to I/O Connector)
6000 - 7FFF	Game cartridge ROM/RAM (predecoded to GROM Connector)
8000 - 9FFF	Microprocessor RAM,, VDP, GROM, SOUND and SPEECH select.
A000 - BFFF	Memory Expansion
C000 - DFFF	Memory Expansion
E000 - FFFF	Memory Expansion

TABLE 5 MEMORY MAPPED DEVICES

ADDRESSES	A0	A1	A2	A3	A4	A5	A14	A15	USE
8000	1	0	0	0	0	0	0	0	Internal RAM (8300-83FF)
8400	1	0	0	0	0	1	0	0	Sound
8800	1	0	0	0	1	0	0	0	VDP Read Data
8802	1	0	0	0	1	0	1	0	VDP Read Status
8C00	1	0	0	0	1	1	0	0	VDP Write Data
8C02	1	0	0	0	1	1	1	0	VDP Write Address
9000	1	0	0	1	0	0	0	0	Speech Read
9400	1	0	0	1	0	1	0	0	Speech Write
9800	1	0	0	1	1	0	0	0	GROM Read Data
9802	1	0	0	1	1	0	1	0	GROM Data Address
9C00	1	0	0	1	1	1	0	0	GROM Write Data
9C02	1	0	0	1	1	1	1	0	GROM Write Address

ROM & RAM MEMORY

GENERAL DESCRIPTION

The 99/4A Home Computer uses 8K bytes of read only memory for execution of fast system routines. It also has 256 bytes of random access memory which is used as a scratch pad memory.

READ ONLY MEMORY

The 99/4A uses the TMS 4732 as a read-only memory. This device contains 32K bits of read-only memory. It is housed in a 24 pin dual in line package and uses a single 5 volt supply voltage. 12 address lines are used to select 4K bytes of 8 bits. The device uses two chip select inputs, which both have to be active (low) to select the device.

READ-AND-WRITE MEMORY

The 99/4A uses the MCM 6810 as random access memory. The MCM 6810 is housed on a 24 pin dual in line package and uses a single 5 volt supply voltage. 7 address lines are used to select 128 fields of 8 bits. 6 pins are available for device selection, of which two have to be low and four have to be high to select the RAM. Another pin (R/W) is provided to distinguish between writing and reading of data.

HARDWARE DESCRIPTION

Hardware connections to ROM and RAM memory are given in figure 12,p.38.

RAM MEMORY

Two RAMS (U608 & U609) are connected in parallel to generate a 16 bit data bus, as is required by the TMS 9900. The devices are selected by the RAMCS signal, generated by the memory selection logic. Distinction between reading and writing is made by connecting the WE signal of the TMS 9900 to the R/W PIN 16. Address lines A8 through A14 are used to select the proper memory locations.

ROM MEMORY

Both ROMS are connected in parallel to generate the required 16 bit data bus. The ROMS are selected by the ROMEN signal, generated by the memory selection logic. This signal is applied on pin 20. Address lines A3 through A14 are used to select the proper memory locations.



Figure 12. ROM and RAM Memory.

Fig. 12

16 TO 8 BIT INTERFACING CIRCUIT.

GENERAL DESCRIPTION

The 16 to 8 bit interfacing circuit is used to interface 8 bit devices such as Video Display Processor (VDP). The sound chip, graphics-read-only memory (GROM) and external 8 bit peripherals to the 16 bit data bus of the TMS 9900. It does so by successively placing the least significant and most significant byte of a word on the 8 bit system data bus during a write operation. During a read operation adjacent bytes are placed in the least significant and most significant byte of the 16 bit word. To enable 8 bit devices to destinguish between the bytes, an additional address line A15 is generated. The interfacing circuit also performs the synchronization between devices connected to the 8 bit system data bus and the TMS 9900 by generating adequate timing of WE and READY signals. A schematic of the interfacing circuit is given in figure 13, p. 41.

HARDWARE DESCRIPTION

The hardware description is divided in the following parts:

A. Description of the 16 to 8 bit multiplexing circuit.
B. Generation of the control signals for the multiplexing circuit.
C. READY/HOLD generation.
D. WE generation.

A. 16 TO 8 BIT MULTIPLEXING CIRCUIT

An overview of the hardware used to interface the 16 to 8 bit data uses is given in figure 13, p. 41. During a write operation the data on the 16 bit bus is gated to the 8 bit system bus by enabling U616 and U614 in succession. During a read operation the least significant byte on the 8 bit data bus is stored in the 8 bit latch U615. Then the most significant byte is gated to the 16 bit data bus by enabling bidirectional buffer U614 and the total word is fetched by the TMS 9900. The DIOG and DBIN on U614, DIN6 and A15 on U615 and the DOG on U616 are used for enabling IC's and for determining the direction to the data flow if no interfacing occurs, the 16 bit data bus is kept floating to allow the TMS 9900 to access ROM or RAM memory.

B. CONTROL SIGNAL GENERATION

Control signals for the multiplexing circuit are generated by the circuit in figure 14, p. 42. U613 is a 4 bit shift register the outputs of which are used for timing purposes. When the START signal is high, pin 2 of U604 is low. This pin, connected to pin 1 of U613, sets all the outputs of the shift register to a binary zero. Since the START signal is also connected to pin 10, the shift register is disabled. Control signal generation is started when START becomes low, pin 10 which also becomes low selects the shift right mode of shift register U613. Shift operation is then started as soon as pin 9 of U613 becomes high, depending on the system ready status. When the shift operation has begun shift output QC on pin 13 inverted in U602 and feedback to the shift right input on pin 2. On every rising flank of Q1 (pin 11) the contents of the shift registers are shifted one position, giving

timing signals on the outputs QA, QB, and QC (see figures 17-19, p.45-46). These outputs are used for generating the control signals in NAND-gates U603 and U606. Both DBIN and DBIN are used for selecting the direction of the data flow. CSVDPR disables U614 if a read from the video display processor occurs, because the VDP data bus is directly connected to D1-D7 of the TMS 9900.

C. READY GENERATION

The READY generation circuit as shown in figure 15, p.43 has two operating modes. In the normal mode the system ready signals is input on pin 12 of U607. The pull-up resistor R508 assures that under normal circumstances the READY signal is true. Slow devices can add wait states by pulling pin 12 of U607 to ground. The READY signal is sampled on Q2 and available on pin 9 of U607.

THERE ARE NOW TWO POSSIBILITIES:

ROM OR RAM IS SELECTED

In this case shift register U613 is not enabled and the READY signal is gated directly via U603 and U602 to the READY/HOLD input of the TMS 9900. Note that in this case pin 12 of U603 has to be high.

EXTERNAL READY TIMING

If other devices then ROM or RAM are selected, the 16 to 8 bit interfacing circuit will be used. This means that the TMS 9900 has to be put in a WAIT state until two bytes of data are written or read by the interfacing circuit. This is accomplished by decoding the QA and QC outputs of the shift register in NAND-gates U612 and U603 to provide a low READY signal until both bytes are processed by the interfacing circuit. If during this operation a device generates a not READY, the shift register will stop its operation until ready becomes high again. Timing diagrams for the READY signal can be seen in figures 7-8, p.27-28.

WE GENERATION

The WE circuit as given in figure 16,p44 generates the WE signals when writing data to an external device. In that case WE of the system has to be low every time a byte of information is transferred. To accomplish this , outputs QB, on pin 14 and QC on pin 13 of U613 are used to set and preset flip flop U607 on pin 2 and 4. In this way two periods of 2 clock cycles long for which WE is low are generated on pin 3 of U606. Q4, which is in agreement with TMS 9900 timing. WE is only gated to external devices when a memory write is accomplishesd by combining the WE of the TMS 9900 after inverting in U602 with the WE of the interfacing circuit. The total signal is then available of pin 3

Figure 13. 16 to 8 Bit Multiplexing Circuit



Fig. 13

Figure 14. Control Signal Generation



U602	74Ls04
U603	74Ls00
U604	74Ls04
U606	74LS00
U607	74LS74
U613	74LS194
R508	4.7K

Fig. 14



Figure 15. CPU Ready Generation

Fig. 15

Figure 16. $\overline{WE}$ Generation



Fig. 16

EXTERNAL CPU - WRITE TIMING



Fig. 17


EXTERNAL CPU · READ TIMING
9.4
19nsecs
9900 ϕ_1
8nsecs
TTL $\overline{\phi_1}$
TTL $\overline{\phi_2}$
TTL $\overline{\phi_3}$
TTL $\overline{\phi_4}$
MEMEM
$A_0 \cdot A_{14}$
VALID ADDRESS
START
LS 194-10
44nsecs
22nsecs
22nsecs
QA LS 194-15
QB LS 194-14
(A15)
QC LS 194-13
A15
9900 READY
DBIN
VALID LSB DATA
FROM EXTERNAL MEMORY
LATCH
LSB
DATA
LSB DATA
$D_8 \cdot D_{15}$
LSB DATA HELD ON Q OUTPUT OF LS 373
DATA
TAKEN
BY 9900
LSB GATE
LS 373-11
LSB ENABLE
LS 373-1
MSB DATA
$D_0 \cdot D_7$
DATA
TAKEN
BY 9900
MSB DATA GATED THROUGH LS 245
MSB ENABLE
LS 245-19

Fig. 18

GROM READ TIMING



Fig. 19

GRAPHIC READ ONLY MEMORY

GENERAL DESCRIPTION

The TMC 0430 GROM is a P-channel read only memory containing 6144 8-bit bytes. The circuit has an on chip autoincrementing address counter which selects one of the 6144 memory bytes.

FUNCTIONAL DESCRIPTION

CPU INTERFACE

The GROM interfaces to the CPU through the parallel data bus and the memory control lines as shown in figure 52, p.132. The CPU interface consists of 8 data I/O lines (D0-D7), chip enable (CE), READY, and 2 mode control lines (M0, M1). The GROM also requires a nominal 500 KHz clock input (OSC).

GROM PAGING

The GROM has a 16-bit address register of which the lower 13-bits are used to address the 6144-byte ROM matrix. The most significant field is used to select one of eight GROM pages. Each GROM has a fixed 3-bit page number which is determined during manufacture. The GROM compares this number with the address register page select field. If a match occurs, then the GROM is the "selected page" or "current page". The GROM data bus is placed into the output mode during a read data operation only if the GROM is the current page. The other GROM functions are not affected by the page select field. The page select field permits up to eight GROMs to be used in parallel. Each GROM is tied to the same chip enable, memory control, and data lines as the other GROMs. Since the page select field does not affect the data register or address register operations, all parallel GROMs are synchronized following initialization. However, since only one GROM is the current page, only one GROM outputs data on the data bus during a read data operation. If no GROM is selected (the address register page field does not match the page number of any GROM), then no GROM is placed into the output mode during a read data operation. During a read address operation, all GROMs output the address byte. Since all GROMs are synchronized following initialization no data bus conflict occurs.

ADDRESS REGISTER AUTOINCREMENTATION

The address counter is autoincremented following a read data, write data, or a pair of consecutive write address operations. When the current address is 8191, the next autoincrement cycle will result in a zero address value. The page select field is not affected by the autoincrement.

When the value of the address register lower 13-bit field is greater that 6143, the GROM will continue to fetch data from the 6144 byte array. This condition should be avoided in order to prevent invalid data fetches and transfers.

INITIALIZATION

During the power up sequence, the microprocessor should execute a "dummy" read data operation. This will guarantee that a newly powered up GROM will not respond to the first write address operation as if the were the second write address operation. The

microprocessor should then initialize the GROM address registers with two consecutive write-address operations.

READY

The GROM ready line is normally low and is high only when the GROM has an active CE and has read in the contents of the data bus during a write operation or has placed data on the bus during a read operation. The READY line control is independent of the page select. Typical READY line timing is shown in figure 21, p. 53.

ACCESS DELAY

The GROM requires that a second I/O operation not occur before it has completed the first operation. Consequently, CE must remain high at least 2.5 GROM clock cycles following the trailing edge of the last I/O operation. For a minimal 500 kHz OSC input, the minimal required delay between the rising edge of CE and the next falling edge is 5 microseconds.

I/O OPERATIONS

When CE becomes active (low), the mode lines determine which one of four GROM I/O operations is to occur as shown in Table 6.

TABLE 6 GROM I/O OPERATIONS

MODE		
M0	M1	I/O OPERATION
0	0	WRITE DATA - The write data operation is included for use in future read/write versions of the GROM. The write data operation does not result in a data transfer to the TMC 0430 GROM. The address register is then autoincremented. The addressed ROM byte is fetched and placed into the GROM data register.
0	1	READ DATA - The read data operation transfers the data byte in the data register to the CPU if the GROM is the current page. The address register is then autoincremented. The addressed ROM byte is fetched and placed into the GROM data register.
1	0	WRITE ADDRESS - The write address operation transfers the data byte on the GROM data I/O bus to the least significant byte (LSB) of the GROM address register. The old address register (LSB) is transferred to the address register most significant byte (MSB). Two consecutive write address operations cause the addressed ROM byte to be fetched and placed into the GROM data register; the address register is then autoincremented. A write address operation immediately following a read data, read address, or write data operation does not result in a data fetch and address autoincrementation.
1	1	READ ADDRESS - The read address operation transfers the MSB of the address register to the CPU if the GROM is the current page. The address register LSB is automatically transferred to the MSB.

It should be noted that the M0 line controls whether the data or address register is to be affected and the M1 line controls whether the operation is an input or output cycle.

HARDWARE DESCRIPTION

The 99/4 has three internal GROMs (TMC 0430) and the possibility to add 5 more external GROMs via the GROM port. All GROMs are connected in parallel as can be seen in figure 52, p.132.

GROM CLOCK

The clock signals for the GROMs are derived from the TMS 9918 video display processor. The clock cycle time is 2.24 usec. A 1K ohm pull-up resistor is used to ensure proper functioning of the P-channel device with TTL logic.

DATA BUS INTERFACING

All GROMs are connected in parallel to the 8 bit data bus.

MODE CONTROL

The type of operation performed by the GROM is determined by connections DBIN to M1 and address line A14 to M0. Thus a read operation is performed when DBIN is high and a write operation when DBIN is low. Address line A14 distinguishes between data and address operations.

GROM SELECT

GROM select is performed by the circuit in figure 20, p 52. When MEMEN is low, U504 decodes address lines A0, A1 and A2. Decoder output Y4 is used to select a second 3 to 8 decoder U505. This device is enabled when A15 and one or both signals DBIN and A5 are low. Decoding of address lines A3, A4 and A5 are then used to select the GROMs by "ANDing" outputs Y6 and Y7 by means of the NAND U506 and inverter U508.

GROM READY

The GROM ready signal is connected to the READY/HOLD via U508 and U506. U508 inverts the GROM READY signal. This signal is then combined in NAND-GATE U506 with the GROM select signal to get the appropriate signal for the system READY/HOLD line.

MEMORY MAP

Table 7 shows the memory map for the successive GROM instructions.

TABLE 7
GROM MEMORY MAP

ADDRESS	TYPE OF INSTRUCTION
9800	READ GROM DATA
9802	READ GROM ADDRESS
9C00	WRITE GROM DATA
9C02	WRITE GROM ADDRESS

As can be seen, address A14 distinguishes between an address and data instruction. Distinction between read and write instructions is made by DBIN and the different addresses. This is done because when writing data or address information, the 9900uP executes a dummy read which would otherwise influence the address counter in the GROM.



Figure 20. GROM Selection and Ready Logic.

Fig. 20

FIGURE 21 READY TIMING



* t $\overline{CE}$ to READY time $\simeq$ 6 µsec

Fig. 21

TMS 9901 PROGRAMMABLE SYSTEM INTERFACE

GENERAL DESCRIPTION

The TMS 9901 is a programmable system interface (PSI), which can be used for input, output and interrupt priority handling. It also features an on chip programmable interval timer. The TMS 9901 is used for keyboard, remote handheld control unit, cassette recorder interfacing and VDP interrupt handling in the 99/4A system.

The TMS 9901 PSI interfaces to the CPU through the Communication Register Unit (CRU) and the interrupt control lines. The TMS 9901 occupies 32 bits of CRU input and output and space. The five least significant bits of the address bus are connected to the PSI to address one of the 32 CRU bits of the TMS 9901. The most significant bits of the address bus are decoded on CRU cycles to select the PSI by taking its chip enable (CE) line active (low).

Interrupt inputs to the TMS 9901 PSI are sychronized with Ø3, inverted, and then ANDed with the appropriate mask bit. Once every Ø3 clock time, the prioritizer looks at the 15 interrupt input AND gates & generates the interrupt control code. The interrupt control code and the interrupt request line constitute the interrupt interface to the CPU.

After reset all I/O ports are programmed as inputs. By writing to any I/O port, that port will be programmed as an output port until another reset occurs, either software or hardware. Data at the input pins are buffered on the TMS 9901. Data to the output ports in latched and then buffered on-chip by the PSI's MOS to TTL buffers.

The interval timer on the TMS 9901 is accessed by writing a one to select bit zero (control bit) which puts the PSI CRU interface in the clock mode. Once in the clock mode the 114 bit clock contents can be read or written. Writing to the clock register will reinitialiize the clock and cause it to start decrementing. When the clock counts to zero, it will cause interrupt and reload to its initial value. Reading the clock contents permits the user to see the deremenier contents at the point in time just before entering the clock mode. The clock read register is not updated when the PSI is in the clock mode. A block diagram of the TMS 9901 PSI is given in figure 25, p.62.

CRU INTERFACE

The CPU communicates with the TMS 9901 PSI via the CRU. The TMS 9901 occupies 32 bits in CRU read space and 32 bits in CRU write space. The CRU interface consist of 5 address select lines (S0-S4), chip enable (CE), and three CRU lines (CRUIN, CRUOUT, CRUCLK). The select lines (S0-S4) are connected to the five least significant bits of the address bus (A10-A14). Chip enable (CE) is generated by decoding the most significant bits of the address bus on CRU cycles: When CE goes active (low), the five selected lines point to the CRU bit being accessed. Whin CE is inactive (high), the PSI's CRU interface is disabled. In case of a write operation, the TMS 9901 strokes data off the CRUOUT line with CRUCLK. For read operation, the data is sent to the CPU on the CRUIN line.

INTERRUPT INTERFACE

A block diagram of the interrupt control section is shown in figure 24, p. 61. The interrupt inputs (6 dedicated (INT1-INT6), and 9 programmable) are sampled on the falling edge of Ø3 and latched onto the chip for one Ø3 inverted (interrupts are active low) and ANDed with its respective mask bit (mask=1, interrupt enabled). On the rising edge of Ø3, the prioritizer and encoder senses the masked interrupts and produces a four-bit prioritized code and INTREQ are latched off chip with a SYNCLATCH on the falling edge of the next Ø3, which ensures proper synchronization to the processor. The interrupt mask bits on the TMS 9901 PSI are individually set or reset under software control. Any unused interrupt line should have its associated mask disabled to avoid false interrupt: to do this, the control bit (CRU bit zero), is first set to a zero for interrupt mode operation. Writing to TMS 9901 CRU bits 1-15 indicates the status of the respective interrupt inputs; thus, the designer can employ the unused (disabled) interrupt input lines as data inputs (true data in).

INPUT/OUT INTERFACE

A block diagram of the TMS 9901 I/O interface is shown in figure 23, p.60. Up to 16 individually controlled I/O ports are available (seven dedicated, P0-P6, and nine programmable) and as discussed above, the unused dedicated interrupt lines also can be used as input lines (true data in). Thus the TMS 9901 can be configured to have more than 16 inputs. RST1 or RST2 (command bit) is executed. An output port can be read and indicates the present state of the pin. A pin programmed to the output mode cannot be used as an input pin: applying an input current to an output pin may cause damage to the TMS 9901. The TMS 9901 outputs are latched and buffered on chip, and inputs are buffered onto the chip. The output buffers are MOS-TO TTL buffers and can drive two standard TTL loads.

PROGRAMMABLE PORTS

A total of nine pins on the TMS 9901 are user programmable as either I/O ports or interrupts. These pins will assume all characteristics of the type pin they are programmed to be. Any pin which is not being used for interrupts should have the appropriate interrupt mask disabled (mask=0) to avoid erroneous interrupts to the CPU. To program one of the pins as an interrupt, its interrupt mask simply is enabled and the line may be used as if it were one of the dedicated interrupt lines. To program a pin as an I/O port, disable the interrupt mask and use that pin as if it were one of the dedicated I/O ports.

INTERVAL TIMER

Figure 26, p.63 is a block diagram of the TMS 9901 interval timer section. The clock consists of a 14 bit counter that decrements at a rate of (03)/64 (at 3MHz this results in a maximum interval 349 milliseconds with a resolution of 21.3 microseconds). The clock can be used as either an interval timer or an event timer. To access the clock, select bit zero (control bit) must be set to a one. The clock is enabled to cause interrupts by writing a nonzero value to it and is then disabled from interrupting by writing zero to it or by an RST1. The clock starts operating at no more than two 03 times after it is loaded. When the clock decrementer is running, it will decrement down to zero and will then be reloaded from the clock register and decrementing will start again. (The zero state is counted as any other decrementer state). The decrementer always runs, but it will not issue interrupts until enabled; of course, the contents of the not enabled clock read registers are meaningless.

POWER UP

During hardware reset, RST1 must be active (low) for a minimum of two clock cycles to force the TMS 9901 into a known state. RST1 will disable all interrupts, disable the clock, program all I/O ports to the input mode, and force IC0-IC3 to all zero's with INTREQ held high. The system software must enable the appropriate interrupts, program the clock, and configure the I/O ports as required. After initial power-up the TMS 9901 is accessed only as needed to service the clock, enable (or disable) interrupts, or read (write) data to the I/O ports. The I/O ports can be configured by use of the RST2 software reset command bit.

HARDWARE DESCRIPTION

Connections to the TMS 9901 as used on the 99/4A are given in figure 22,p.57. The TMS 9901 is reset during power up by using the buffered reset signal of the TMS 9900. The TMS 9901 enabled by the RAMBLK signal (see memory selection part, figure 11 p.35). When enabled, the 9901 communicates with the TMS 9900 through the CRUIN, CRUOUT and CRUCLK lines. The CRU bits are selected by decoding A10 through A14. Connections with the devices which interface to the TMS 9901 are discussed in other sections.

2.7 Pin Descriptions

Table 4 defines the TMS 9901 pin assignments and describes the function of each pin.

TABLE 4
TMS 9901 PIN ASSIGNMENTS AND FUNCTIONS

SIGNATURE	PIN	I/O	DESCRIPTION
$\overline{INTREQ}$	11	OUT	INTERRUPT Request. When active (low) $\overline{INTREQ}$ indicates that an enabled interrupt has been received. $\overline{INTREQ}$ will stay active until all enabled interrupt inputs are removed.
IC0 (MSB)	15	OUT	Interrupt Code lines. IC0-IC3 output the binary code corresponding to the highest priority enabled interrupt. If no enabled interrupts are active IC0—IC3 = (1,1,1,1).
IC1	14	OUT	
IC2	13	OUT	
IC3 (LSB)	12	OUT	
$\overline{CE}$	5	IN	Chip Enable. When active (low) data may be transferred through the CRU interface to the CPU. $\overline{CE}$ has no effect on the interrupt control section.
S0	39	IN	Address select lines. The data bit being accessed by the CRU interface is specified by the 5-bit code appearing on S0-S4.
S1	36	IN	
S2	35	IN	
S3	25	IN	
S4	24	IN	
CRUIN	4	OUT	CRU data in (to CPU). Data specified by S0-S4 is transmitted to the CPU by CRUIN. When $\overline{CE}$ is not active CRUIN is in a high-impedance state.



CRUOUT	2	IN	CRU data out (from CPU). When $\overline{CE}$ is active, data present on the CRUOUT input will be sampled during CRUCLK and written into the command bit specified by S0-S4.
CRUCLK	3	IN	CRU Clock (from CPU). CRUCLK specifies that valid data is present on the CRUOUT line.
$\overline{RST1}$	1	IN	Power Up Reset. When active (low) $\overline{RST1}$ resets all interrupt masks to "0", resets IC0 – IC3 = (0, 0, 0, 0), $\overline{INTERQ}$ = 1 disables the clock, and programs all I/O ports to inputs. $\overline{RST1}$ has a Schmitt-trigger input to allow implementation with an RC circuit as shown in Figure 7
V_{CC}	40		Supply Voltage, +5 V nominal.
V_{SS}	16		Ground Reference
$\bar{\phi}$	10	IN	System clock ($\bar{\phi}3$ in TMS 9900 system, $\overline{CKOUT}$ in TMS 9980 system).
$\overline{INT1}$	17	IN	Group 1, interrupt inputs. When active (Low) the signal is ANDed with its corresponding mask bit and if enabled sent to the interrupt control section. $\overline{INT1}$ has highest priority.
$\overline{INT2}$	18	IN	
$\overline{INT3}$	9	IN	
$\overline{INT4}$	8	IN	
$\overline{INT5}$	7	IN	
$\overline{INT6}$	6	IN	
$\overline{INT7}$/ P15	34	I/O	Group 2, programmable interrupt (active low) or I/O pins (true logic). Each pin is individually programmable as an interrupt, an input port, or an output port.
$\overline{INT8}$/ P14	33	I/O	
$\overline{INT9}$/ P13	32	I/O	
$\overline{INT10}$/P12	31	I/O	
$\overline{INT11}$/P11	30	I/O	
$\overline{INT12}$/P10	29	I/O	
$\overline{INT13}$/P9	28	I/O	
$\overline{INT14}$/P8	27	I/O	
$\overline{INT15}$/P7	23	I/O	
P0	38	I/O	Group 3, I/O ports (true logic). Each pin is individually programmable as an input port or an output port.
P1	37	I/O	
P2	26	I/O	
P3	22	I/O	
P4	21	I/O	
P5	20	I/O	
P6	19	I/O	

Fig. 22

9901 INPUT/OUTPUT MAP

ADDRESS	CRU BIT	PORT DESIGNATION	PIN	FUNCTION
0000	0	CONTROL		CONTROL
0002	1	INTERRUPT 1	17	EXTERNAL
0004	2	INTERRUPT 2	18	VDP VERTICAL SYNC.
0006	3	INTERRUPT 3	9	KEYBOARD: :/.,MN= JOYSTICK: FIRE
0008	4	INTERRUPT 4	8	KEYBOARD: ;LKJH SPACE JOYSTICK: LEFT
000A	5	INTERRUPT 5	7	KEYBOARD: POIUY ENTER JOYSTICK: RIGHT
000C	6	INTERRUPT 6	6	KEYBOARD: 09876 JOYSTICK: DOWN
000E	7	INTERRUPT 7 (P15)	34	KEYBOARD: 12345 JOYSTICK: UP
0010	8	INTERRUPT 8 (P14)	33	KEYBOARD: ASDFG SHIFT
0012	9	INTERRUPT 9 (P13)	32	KEYBOARD: QWERT
0014	10	INTERRUPT 10 (P12)	31	KEYBOARD: ZXCVB
0016	11	INTERRUPT 11 (P11)	30	NOT USED
0018	12	INTERRUPT 12 (P12)	29	RESERVED
001A - 1E	13 - 15	INTERRUPT 13 - 15	28,27 & 23	NOT USED
0020	16	PROGRAMMABLE 0	38	NOT USED
0022	17	PROGRAMMABLE 1	37	NOT USED
0024	18	PROGRAMMABLE 2	26	BIT 2 OF KEYBOARD SELECT (LSB)
0026	19	PROGRAMMABLE 3	22	BIT 1 OF KEYBOARD SELECT
0028	20	PROGRAMMABLE 4	21	BIT 0 OF KEYBOARD SELECT (MSB)
002A	21	PROGRAMMABLE 5	20	ALPHA LOCK KEY
002C	22	PROGRAMMABLE 6	19	CASSETTE MOTOR CONTROL 1
002E	23	PROG. 7 / INT. 15	23	CASSETTE MOTOR CONTROL 2
0030	24	PROG. 8 / INT. 14	27	AUDIO GATE
0032	25	PROG. 10 / INT. 12	28	MAG TAPE DATA OUT
0036	27	PROG. 11 / INT. 11	30	MAG TAPE DATA INPUT
0038 - 3E	28 - 32	PROG. 12 - PROG. 15	31-34	NOT USED

TABLE 8

TABLE 10 PERIPHERAL ADDRESSES ON CRU BUS

CRU ADDRESSES	A3	A4	A5	A6	A7	USE (PERIPHERAL)	DEVICE NUMBER
>0000->0FFE	0	X	X	X	X	Internal use	
>1000->10FE	1	0	0	0	0	Reserved	0
>1100->11FE	1	0	0	0	1	Disk controller	1
>1200->12FE	1	0	0	1	0	Reserved	2
>1300->13FE	1	0	0	1	1	RS232,ports 1 and 2	3
>1400->14FE	1	0	1	0	0	Reserved	4
>1500->15FE	1	0	1	0	1	Rs232,ports 3 and 4	5
>1600->16FE	1	0	1	1	0	Reserved	6
>1700->17FE	1	0	1	1	1	Reserved	7
>1800->18FE	1	1	0	0	0	Thermal Printer	8
>1900->19FE	1	1	0	0	1	Future expansion	9
>1A00->1AFE	1	1	0	1	0	Future expansion	10
>1B00->1BFE	1	1	0	1	1	Future expansion	11
>1C00->1CFE	1	1	1	0	0	Future expansion	12
>1D00->1DFE	1	1	1	0	1	Future expansion	13
>1E00->1EFE	1	1	1	1	0	Future expansion	14
>1F00->1FFE	1	1	1	1	1	P-Code peripheral	15

Figure 23. TMS 9901 I/O Interface Section Block Diagram



Fig. 23

Figure 24. TMS 9901 Interupt Handling Logic.



Fig. 24

Figure 25. TMS 9901 Programmable System Interface.



Fig. 25

Figure 26. TMS 9901 Interval Timer Section.



Fig. 26

VIDEO DISPLAY PROCESSOR

GENERAL DESCRIPTION

The TMS 9918 video display processor is capable of generating a complete NTSC color television video signal. The information to be displayed is stored in dynamic RAM, with the TMS 9918 generating all the necessary interfacing signals.

The VDP will generate a solid color border and background on which a 32 X 24 matrix of 8 X 8 picture element patterns is superimposed. In addition a high degree of mobility and resolution is provided in the form of the sprites, or dynamic patterns, which are further superimposed on the pattern display.

An option can be selected whereby the VDP can function as a 40X24 character alphanumeric terminal by setting the text command bit to one.

ARCHITECTURE

Figure. 29, p.71 shows the block diagram of the video display processor. Interface to the CPU is via an 8 bit bidirectional port controlled by two select and one address lines. Interface to the refresh RAM is via an 8 bit data bus, an 8 bit address/data bus, and 3 control lines. The VDP provides clock and synchronization signals to the system via the GROM CLK, CPU, CLK, and CPU INT and CPU INT signal lines.

Interface to the target television is provided by a composite video output signal.

OSCILLATOR AND CLOCK GENERATION

The video display system is designed to operate with a 10.738635 MHz +/- 50 PPM crystal input to generate the required internal clock signals. A fundamental frequency parallel mode crystal is used as the frequency reference for the internal clock oscillator, which is the master time base for all system operation. This master clock is divided by 2 to generate the dot clock rate of 5.3 MHz. The master clock is divided by 3 to provide the CPU clock. The GROM clock is developed from the master clock divided by 24. additionally, the master clock and its compliment are divided by 3 in 2 stages to provide the 6 basic color phase fre- quencies which generate the color to the target color TV.

COLOR PHASE GENERATION

The 10.7+ MHz master clock and its compliment are used to generate a 6 phase 3.57545 MHz (+/-10Hz) clock to provide the video color signals and the color burst reference for use in developing the composite video output signal. Table 11 shows the six colors, the standard phase shifts, and the color approximations provided by the VDP. While the VDP signals are not exact equivalencies, the differences can easily be adjusted by the color and tint control of the target color television. To insure compatibility with monochrome television receivers, an intensity level on the gray scale is assigned to each color signal.

TABLE 11

Color vector relationships to the 3.079545 MHz color reference.

COLOR	STANDARD PHASE	VDP FIRST APPROXIMATION	GOAL*
Yellow	12 +/- 10	00	10 +/- 5
Red	76 +/- 10	60	70 +/- 5
Magenta	120 +/- 10	120	120 +/- 5
Blue	192 +/- 10	180	190 +/- 5
Cyan	256 +/- 10	240	250 +/- 5
Green	300 +/- 10	300	300 +/- 5

* Electrical design will attempt to provide these color signals.

VIDEO SYNC AND CONTROL GENERATION

The vertical and horizontal control signals are generated by decoding the horizontal counter increments and the vertical counter. Table 12 gives the relative count values of the screen display parameters. Within the active display area, the three least significant bits of the horizontal counter addresses the individual picture elements of each pattern displayed. Also, the active vertical counter addresses each individual line in the 8x8 patterns. The VDP operates at 264 lines per frame and approximately 60 frames per second in a non-interlaced mode of operation.

TABLE 12
SCREEN DISPLAY PARAMETERS

HORIZONTAL	DOT CLOCK CYCLES
Horizontal active display	256
Right border	15
Right blanking	8
Horizontal sync	26
Left blanking	2
Color burst	14
Left blanking	8
Left border	13
TOTAL	342

VERTICAL	LINE
Vertical active display	192
Bottom border	26
Bottom blanking	3
Vertical sync	3
Top blanking	13
Top border	27
TOTAL	264

TELEVISION SCREEN DISPLAY

The VDP assembles three major elements into a composite for display on the target television: background, pattern matrix, and sprites. In normal operation the background is composed of the border of the active display area. The color of this region is specified by loading the specific code for the color desired into the screen background color register. All color of this region is specified by loading the specific code for the color desired into the screen background color register. All color information is described by four bit codes composed of three color select bits and an intensity bit giving a total range of 15 colors with one code reserved for the transparent state.

PATTERN GENERATION

The second element of the screen display is the 32X24 matrix of patterns formed and is the active display area. Each pattern is composed of an 8x8 matrix of picture elements. In a raster scanned television system each line of video information must be built and displayed. To accomplish this, a list of 768 8-bit names-- one for each pattern to be displayed-- is assembled in the screen refresh memory. The 8-bit name contains both color and display information.

EXTERNAL VIDEO OPERATION

In this mode any VDP - generated signal, other than the background, will be displayed as generated. When no signal is generated, the external signal is gated through. In both modes, however, the external sync, blanking, and color burst signals are controlling the VDP and the target TV system. No internal synchronization is made to the color burst. Therefore, if a color VDP generated signal is desired, an externally generated 10.7 MHz (i.e., 3 x the color frequency) must be provided to the XTL1 input and its non-overlapping compliment to the XTL2 input.

VDP RESET

The VDP is reset by applying a low signal to the RSET pin. This signal must last for at least 2 usec. Reset does the following: synchronizes all clocks to its negative going edge (this includes Ø1-Ø4 control clocks, CPUCLK, GROMCLK and color burst), sets horizontal and vertical counters to a known state, clears the internal command register, gets the text color and boarder color to black, and clears all status flags.

POWER UP

VBB must be applied to the 4116s either before or at the same time as the other supplies and removed last. Failure to observe this precaution will cause dissipation in excess of the absolute maximum ratings due to internal forward bias conditions. This also applies to system use, where failure of the VBB supply must immediately shut down the other supplies. After power up, eight memory cycles must be performed to achieve proper device operation.

HARDWARE DESCRIPTION

OSCILLATOR CIRCUITRY

An overview of the connections to the TMS 9918 VDP are given in figure 29,p71.

Timing signals for the TMS 9918 are derived from an on-chip oscillator which uses an external 10.7 MHz crystal. This crystal (Y100) in series with L100 is connected between pin 39 and 40. L100 is adjustable to set the frequency. C100 and C101 are the capacitors in the frequency determining network. R103 is added in parallel to Y100 and L100 to lower the impedance of the network, thus assuring a proper voltage swing at pin 39. Also a 5 volt voltage is fed to pin 39, (R102 and L107 for decoupling). This voltage is used for proper start-up of the oscillator.

POWER CONNECTIONS

The TMS 9918 uses only one power supply voltage. Pin 12 (VSS) is connected to the system ground, and PIN 33 (VCC) to the +5 volt power supply. C102, C103, C104 and L101 are used to suppress noise on the 5 volt line.

GROM CLOCK

The 10.7 MHz oscillator frequency is internally divided by 24. This gives a frequency of 445.8 KHz. This frequency is buffered and fed to pin 37 and used as the GROM clock.

CPU CLOCK

The 3.58 MHz CPU clock on PIN 38 is used by TMS 9919 sound processor (on units which use the SN 76489).

RESET

The TMS 9918 is reset during power up or with a solid state software command module by using the reset signal of U601 pin 4. This signal is monitored by the 9918 on pin 34.

CHIP SELECTION LOGIC

The VDP is selected with CSW on pin 14 or CSR on pin 15 are low.

When CSW is low the microprocessor can write to the VDP, when CSR is low, data can be read from the VDP. The MODE signal on pin 13 is used in combination with CSW and CSR to select four basic modes of operation.

The selection logic which enables CSW or CSR is given in figure 27, p69.

Selection pins Y2 (pin 13) and Y13 (pin 12) of U505 (74LS138) are used to distinguish between a write or read operation. The write selection from pin 12 is combined with the WE signal in OR-gate U507. Thus only a VDP write can occur when WE is low.

DATA BUS INTERFACING

Pins 17 through 24 (data lines CD0 through CD7) are directly connected to D0 through D7 of the TMS 9900.

Thus circumventing the 16 to 8 bit interfacing circuit.

DYNAMIC RAM INTERFACING

Dynamic RAM memory is given in figure 53, p.133. The TMS 9918 uses pins 1 through 11 and 25 through 32 for interfacing the dynamic RAM. Pins 3 through 10 are the address/data lines for the TMS 4116 (line 10 only for data). RAS on pin 1 and CAS or pin 2 are the row and address strobe lines for loading the address in the 4116's (and refresh operation), and are connected to the corr-esponding pins 4 and 14 of the RAM's. R/W on pin 11 of the TMS 9918 distinguishes between a read or write to the RAM. This signal is delayed by the four inverting buffers U101 for timing purposes in units manufactured not using the TMS 9918A. During a read all 8 separate output bits of the RAM's form an eight bit data bus which is connected to RD0 through RD7 (pin 25 through 32) of the TMS 9918.

VIDEO OUTPUT

The composite NTSC video signal is available on PIN 36 of the TMS 9900. This signal is fed to the video amplifier in figure 53, p. 133. This amplifier has two purposes:

1. To amplify the video signal.
2. To provide the desired output impedance of 75 ohms.

99/4

The first stage of the amplifier consisting of Q200 is a common base amplifier which has enough bandwidth to amplify the video signal. R201 is used to adjust the gain of the vidio amplifier. The second stage with Q201 has no voltage amplification since this stage is used as an impedance tranformer to provide the 75 ohm output inpedance. R208 and C205 is a filter which decouples the video noise from the +12 volt power line. L200 and C207 have the same purpose and the voltage from this filter can be used to supply power for an RF modulator.

99/4A

In the 99/4A, the first stage of the video amplifier (Q200) is a PNP transistor connected in the common collector configuration. Input to Q200 is through a filter which is designed to roll off signal frequencies above the 6 MHz video bandwidth. Diodes CR200 & CR201 clamp the DC level after C201. Q201 is an emitter-follower and is used as an impedence transformer to achieve the required 75 ohm video output.



Figure 27. VDP Selection Logic.

Fig. 27

Figure 28. Video Display Processor.



Fig. 28



VDP BLOCK DIAGRAM
figure 29



VDP REGISTERS

SOUND GENERATION CONTROLLER

GENERAL DESCRIPTION

The TMS 9919 Sound Generation Controller (SGC) is an I L component designed to provide low cost tone/noise generation capability in microprocessor systems. The SGC is a data bus based I/O peripheral.

KEY FEATURES

* 3 programmable tone generators
* Programmable white noise generator
* Programmable attenuation
* 8 ohm speaker drive capability
* External audio input
* 16 PIN package
* 1 L technology

DEVICE ARCHITECTURE

The device consists of three programmable tone generators, a programmable noise generator, a clock scaler, and an audio summer output buffer. The SGC has a parallel 8 bit interface through which the microprocessor transfers the data which controls the audio output.

TONE GENERATORS

Each tone generator consists of a frequency synthesis section and an attenuation section. The frequency synthesis section requires 10 bits of information (F0-F9) to define half the period of the desired frequency (n). This information is loaded into a 10 stage tone counter, which is decremented at a N/16 rate where N is the input clock frequency. When the tone counter decrements to zero, a borrow signal is produced. This borrow signal toggles the frequency flip-flop and also reloads the tone counter. Thus, the period of the desired frequency is twice the value of the period register. The frequency can be calculated by the following:

$$f = \frac{N}{32n}$$

The output of the frequency flip-flop will feed into a four state attenuator. The attenuator values, along with their bit position in the data word, are shown in table. 14 multiple attenuation control bits may be true simultaneously. Thus, the maximum attenuation is 30 db.

TABLE 14: ATTENUATION CONTROL

BIT POSITION				
A0	A1	A2	A3	WEIGHT
0	0	0	1	2 DB
0	0	1	0	4 DB
0	1	0	0	8 DB
1	0	0	0	16 DB
1	1	1	1	OFF

NOISE GENERATOR

The noise generator consists of a noise source and an attenuator.

The noise source is a 15 stage shift register with an exclusive OR feedback network. The feedback network will have provisions to protect the shift register from getting locked in the zero state.

The feedback network will have two feedback tap configurations as determined by the FB control bit.

TABLE 15: NOISE FEEDBACK CONTROL

FB	CONFIGURATION
0	"Periocic" noise
1	"White" noise

Whenever the FB bit is changed, the shift register is cleared. The shift register will shift at one of four rates as determined by the two NF bits. The fixed shift rates are derived from the input clock.

TABLE 16: NOISE GENERATOR FREQUENCY CONTROL

BITS NF0	NF1	SHIFT RATE
0	0	N/512
0	1	N/1024
1	0	N/2048
1	1	Tone Gen. #3 output

The output of the noise source is fed to an attenuator similar to the tone generator attenuator.

AUDIO SUMMER/OUTPUT BUFFER

The summer is a conventional 1^2L operational amplifier summing circuit. It will sum the three tone generator outputs, noise generator output, and an external audio source. The output buffer will generate up to 100 milliamperes into a 8 ohm load, if all sources are operating at maximum levels. It is assumed that the speaker will be AC coupled to the chip.

CPU/SGC INTERFACE

The microprocessor interfaces with the SGC by means of the 8 data lines and 3 control lines (WE, CE and READY). Each tone generator requires 10 bits of information to select the frequency and 4 bits of information to select the attenuation. A frequency update requires a double byte transfer, while an attenuator update requires a single byte transfer.

CONTROL REGISTERS

The SGC has eight internal registers which are used to control the three tone generators and the noise source. During all data transfers to the SGC, the first byte contains a three bit field which determines the destination control register. The register address codes are shown in Table 17.

TABLE 17: REGISTER ADDRESS FIELD

R0	R1	R2	DESTINATION CONTROL REGISTER
0	0	0	Tone 1 frequency
0	0	1	Tone 1 attenuation
0	1	0	Tone 2 frequency
0	1	1	Tone 2 attenuation
1	0	0	Tone 3 frequency
1	0	1	Tone 3 attenuation
1	1	0	Noise control
1	1	1	Noise attenuation

DATA FORMATS

The formats required to transfer data are shown below.

UPDATE FREQUENCY (2 BYTE TRANSFER)

1	REG ADDR	DATA	0	X	F0	F1	F2	F3	F4	F5
	R0!R1!R2!	F6!F7!F8!F9!								

BIT 0 FIRST BYTE BIT 7 BIT 0 SECOND BITE BIT 7

UPDATED NOISE SOURCE (SINGLE BYTE TRANSFER)

1	REG ADDR			SHIFT
	R0!R1!R2	FB	X	NF0 NF1

BIT 0 BIT 7

UPDATE ATTENUATOR (SINGLE BYTE TRANSFER)

1	REG ADDR	DATA
	R0!R1!R2	A0!A1!A2!A3

BIT 0 BIT 7

HARDWARE DESCRIPTION

POWER CONNECTIONS

The TMS 9919 uses a sigle 5 volt power supply on pin 15, L500 and L501 is used to decouple the power line.

CLOCK

The TMS 9919 uses a 3.58 MHz clock signal on pin 14, derived from the TMS 9918 video display processor. The SN94624 uses the 447.5 KHz GROM clock.

DATA BUS

The TMS 9919 uses an eight bit parallel data bus connected directly to the 99/4 data bus.

SOUND PROCESSOR SELECTION LOGIC

The logic which selects the sound processor is given in figure 30, p.77.

READY

The READY line of the TMS 9919 is directly connected to the system READY line. This wired-OR convention is possible because NAND gate U506 is an open collector.

WE

The WE signal distinguishes between a write to or a read from the TMS 9919.

EXTERNAL SOUND

External sound is fed to pin 9 of the TMS 9919. The 99/4 system uses two sound signals on pin 9.

1. External sound from the cassette interface connector.
2. Sound from the speech unit.

R501 is used to reduce the speech signal to an appropriate level.

SOUND OUTPUT

Sound is available on pin 7. C502 and R511 are used to reduce the bandwidth. C503, C504 and L501 are used for the same purpose.



Figure 30. TMS 9919 Sound Processor Selection Logic.

Fig. 30

KEYBOARD & REMOTE HANDHELD CONTROL UNIT INTERFACING

GENERAL DESCRIPTION

Keyboard and remote control are scanned under software control. The keyboard is scanned by 6 select lines. The 9 detect lines are monitored by the TMS 9901 programmable system interface (see figure 47, p. 127).

Two other select lines are used for selecting the remote handheld control unit, the five detect lines of these units are shared with those of the keyboard.

HARDWARE DESCRIPTION

The keyboard and remote handheld unit interfaces to the microprocessor via the TMS 9901 programmable system interface. Pins P2 P3 and P4 of the 9901 are programmed as outputs and used as input for U302 (74LS156), a dual 2 to 4 decoder. This IC is wired as a three to eight line decoder. Outputs are used to scan the keyboard and joystick port.

Two outputs of U302 (pin 4 and 5) are used to select the remote handheld control units. Pull up resistors R322 and R329 are used to supply enough current when the outputs are in the logic high state (+5 volt). CR 301 in combination with R321 and CR302 with R320 are used to get a good defined logic zero state, since R320 and R321 which are connected to the +5 volt supply generates a -.6 volt drop over CR301 and CR302.

KEYBOARD SCANNING

The keyboard is divided in two parts. Each part consisting of 4 rows with 5 keys. The outputs of the right four rows (INT 3, 4, 5 and 6) and the left four rows (INT 7, 8, 9 and 10) are connected to the preprogrammed inputs of the TMS 9901 with the same names. These inputs are scanned under software control to determine which key is pressed down. The keyboard uses pull-up resistors for putting all lines in the logic one state when no key is hit. The capacitors are used for reducing RF interference.

REMOTE HANDHELD CONTROL UNIT

The handheld unit uses the same inputs to the TMS 9901 as the righthand keyboard side.

99/4A KEYBOARD DESIGN

The 99/4A keyboard circuit is significantly changed from the design used in the 99/4, although the principle of operation is the same. Seven outputs are used on U302, and one additional interupt line (P5), in order to scan the additional keys used on the 99/4A keyboard.

CASSETTE INTERFACING CIRCUITRY

GENERAL DESCRIPTION

The cassette interfacing circuit enables the 99/4A to store and read data from a normal cassette recorder. The interfacing circuitry consists of 3 distinct parts: the control circuitry, the write circuitry and read circuitry.

CASSETTE CONTROL CIRCUITRY

This part consists of two solid state switches which are used for remote controlling of up to two cassette recorders.

WRITE CIRCUITRY

The write circuitry supplies digital data which has been wave-shaped cassette recorder. It uses a TMS 9901 output gate and a second order filter to supply a signal of the desired shape and amplitude. If two cassette recorders are used, then both will use use the same write signal, but only one recorder is selected at a time by the control circuitry.

DATA FORMAT

The 99/4 uses a biphase coding technique to generate the serial data stream. A standard time interval (bit cell) is used in the encoding software, in the following way:

A. A binary one is represented by 2 bit cells both bit cells of opposite polarity.
B. A binary zero if represented by 2 bit cells, both bit cells of the same polarity.
C. After a binary bit is written, the next bit will start with an opposite polarity referenced to the last bit cell.

AUDIO GATE

A special feature is incorporated which consists of a solid state switching circuit. This circuit can switch the audio signal of the cassette recorder to the sound processor.

CONTROL CIRCUITRY

Since the two control circuits are identical, only a description of one cassette control circuit is given (see figure 54, p. 134). Pin 19 (P6) of the TMS 9901 programmable system interface is used to enable or disable Q402. When enabled, the LED in opto-couplor U401 turns on. R415 is used to reduce the current through the LED. Outputs 4 and 5 of the opto-coupler are used to put transistor Q401 in the conductive state, thus enabling the motor drive of the cassette recorder.

WRITE CIRCUITRY

The write signal is generated on pin 28 of 407 the TMS 9901. The differentiating filter consisting of R402, C408, C407, R400, R401 and C400 shapes the signal.

READ CIRCUITRY

First part of the read circuitry consists of an operational amplifier which performs amplification and pulse shaping of the read signal. R408 and R410 determine the gain of the amplifier. C402, C409 and C411 are for pulse shaping purposes. R406 is the resistive load for the cassette recorder.

GROUNDING

Since the definition for ground and signal on the output jack of the cassette recorder depends on the type used, R409 is applied to allow operation with both types of recorders.

HYSTERESIS CIRCUIT

The hysteresis circuit consists of a second amplifier with positive feedback, the feedback network consisting of R412 and R411. C410 is used to make the circuit less succeptible to undesired signals. CR402 is used to limit the negative output swing, thus avoiding damage to the TMS 9901. R413 is used to limit the current through diode CR402.

I/O BUS

GENERAL DESCRIPTION

The 99/4A I/O bus provides maximum flexibility for operation with external devices. It provides peripherals with memory and CRU I/O buses. The memory bus (with 8 bit data bus) is used for instruction fetch from control ROM in the peripherals and for data transfer to/from memory mapped peripherals. The CRU bus is used for peripherals enable/disable and for device control and data transfer to/from CRU mapped peripherals.

The TMS 9900 accesses each peripheral to obtain instructions from the device service routine (DSR) read only memory. Since each peripheral contains its own DSR, the 99/4A does not have to be designed to anticipate future peripheral requirements. The dual I/O bus capability, along with interrupt handling and external DSR's provide flexibility at low cost.

MEMORY ALLOCATION

The third memory block (addresses 4000-5FFF) of the 99/4A is predecoded and made available at the I/O port for the peripheral. Addresses A000 - FFFF are available for memory expansion. For the speech module (addresses 90XX - 94XX), a predecoded line is available at the I/O bus.

CRU ALLOCATION

Of the available 4K of CRU bits, the first 1K (addresses 0000 - 07FE) are used internally in the Home Computer. The second 1K (addresses 0800 - 0FFE) are reserved for future use. The last 2K addresses 1000 - 1FFE) are reserved for the peripherals to be plugged in the I/O port. A block of 128 CRU bits is assigned to each peripheral as listed below.

TABLE 18 CRU ALLOCATION

CRU ADDRESS	PERIPHERAL
1000	Reserved
1100	Disk System
1200	Modem
1300	Primary RS232
1400	Not Assigned
1500	Secondary RS232
1600	Not Assigned
1700	HEX BUS (TM)
1800	Thermal Printer
1900	Not Assigned
1A00	Not Assigned
1B00	Not Assigned
1C00	Video Controller Card
1D00	IEEE 488 Controller Card
1E00	Not Assigned
1F00	P-Code

INTERRUPT HANDLING

The interrupt available on the I/O port is one of the maskable interrupts of the TMS 9901 programmable systems interface.

BUFFERING

All I/O signals must be able to drive two LS-type loads (with the exception of the data bus). In addition, peripherals generating CRUIN, READY/HOLD, LOAD and EXT INT shall buffer these signals before putting them on the I/O bus.

I/O READ

A CPU read cycle for the external device consists of two 8-bit read cycles (figure 18, p46). The two bytes read are assembled as a 16 bit word before they are presented to the 9900.

MEMEN goes low true at the beginning of clock cycle 1. At the same time DBIN goes high true. WE stays high false during the entire cycle. At the same time that MEMEN goes true, the address bus goes active. In order for the noise and the glitches (associated with crosstalk and simultaneous switching) to go away, we allow a minimum of 100 ns for the address lines to settle. MBE (see memory selection logic) goes true during the leading edge of Ø2 of clock cycle 1. Data read from the peripherals will be valid 750 ns after the start of clock cycle 1. The CPU will look at the full 16 bit data bus during the leading edge of Ø1, of clock cycle 2. Under worst-case conditions, data must be valid 100 ns before that time.

I/O WRITE

Figure 17,p45 shows a 16 bit I/O write cycle. As described earlier it is composed of two 8-bit writes. A write cycle will always be preceded by an ALU cycle. MEMEN and DBIN go true at the start of the cycle. A settling time of 100 ns (minimum) is allowed for the address lines to settle down. WE goes true (low) on the leading edge of Ø2, during the wait states, and stays true for 660 ns (typically). During a read and a write, the odd byte is accessed first, followed by an even byte. A15/CRU out changes its state 990 ns (typically after the cycle is initiated. The second 8-bit write cycle is identical to the first 8-bit write. MBE stays true (low) during the entire (1.8 usec) cycle.

SPEECH INTERFACE

The I/O port has 4 lines dedicated for use by the speech module: +5, -5, speech block enable (SBE) and audio in. SBE is decoded by the 99/4A for addresses 9000 and 9400 (write and read). For the write cycle, SBE goes active after the address and data lines are valid.

GROM INTERFACE ON I/O PORT

All signals are provided to use GROM's in external devices. Decode for GROM select must be performed in the external device.

CRU TIMING

CRU interface timing is shown in figure 10, p30. The CRUOUT cycle is composed of 2 clock cycles. The CRU bit address when placed on the address bus A0 through A14 is allowed to settle for 100 ns (minimum). CRUCLK is a 80 ms low true signal which occurs on the trailing edge of Q1, of clock cycle 2. CRUOUT data is valid at the start of clock cycle, and is latched by the CRUCLK in the repective peripheral. CRUIN also consists of 2 clock cycles of 660 ns (typically). Again we allow 100 ns for the address bus to settle down. The CPU samples the CRUIN line on the leading edge of Q1 of cycle 2. Data must be valid 40 ns (min) before that.

HARDWARE DESCRIPTION

An overview of the hardware used to buffer the IN and OUTPUT signals on the I/O bus is given in figures 55, p135 and 51, p131.

ADDRESS BUS BUFFERING

U503, U509 and U510 are used to buffer address lines A0 through A14. U510 is only used for A0, A1, A2 and A15/CRUOUT. This last signal has a series resistor R512 to reduce transients on the line.

WE is buffered by U510 on the output (pin 10). A series resistor R505 is used to reduce transients.

CRUCLK

The CRUCLK signal from the 99/4A in inverted in U602 and then buffered by U510. Again a series resistor R507 is used to reduce transients. The buffered signal is also used on the GROM port.

03

03 is buffered by U510, R506 used to reduce transients.

MBE

MBE is buffered by U510.

DBIN

DBIN is buffered by the two inverters U508.

DATA BUS

Since the data bus in buffered by U616 in the interfacing circuit, no additional buffering is necessary. However to meet loading requirements a special pull-up/pull down circuit is added. When DBIN is low, Q500 is in the on state.

R519 is used to reduce the base current in Q500. When in the on state, resistor pack R500 is connected to ground, thus generating a pull-down. When DBIN is low, Q500 is disabled. CR501, R520, R521, CR502 and R522 compose a circuit which gives a voltage of 5 volts to the resistor pack. Thus a pull-up exists when DBIN is low.

OUTPUT BUS PIN CONNECTIONS

An overview of the I/O bus pin connections is given on p104.

POWER SUPPLY BOARD

GENERAL DESCRIPTION

The US power supply consists of an external wall transformer and a regulator board inside the Home Computer. Connection between the console and wall transformer is made by a 4 pin connector. The regulator board supplies the 99/4A three regulated voltages: +12, +5 and -5 volt. The +12 and -5 volt supplies uses a normal three pin fixed regulator and the +5 volt supply uses a switching regulator circuit.

SWITCHING REGULATOR

The switching regulator used is a ua 723 C. A schematic diagram is given in figure 49, p129. In essence the ua 723 is a normal series regulator, but it is connected in such a way that it behaves like a switching regulator. From the block diagram it can be seen that the regulator consists of a compensated voltage reference, and error amplifier and a current limiting circuit.

HARDWARE DESCRIPTION +12 VOLT SUPPLY

The +12 volt regulator circuit shares the rectifier circuit with the +5 volt regulator. This circuit uses an input filter consisting of L1, L2, C1, C2, C3 and C4. The filter is used to reduce RF interference on the mains. D1, D2, D3 and D4 compose the bridge rectifier. C9 and C17 are used to reduce the ripple. The DC revoltage is fed to the three pin fixed regulator U1, which regulates the input voltage down to +12 volt. C10 is used to reduce voltage swing due to fast changing load conditions.

-5 VOLT SUPPLY

The -5 volt supply uses a separate winding on the tranformer. L3 together with C5 and C6 compose an RF filter. The AC voltage is rectified by D5, C8 reduces the ripple on the output of the rectifier. U2 is a 5 volt fixed regulator. C7 on the output reduces voltage swing due to fast changing load conditions.

+5 VOLT SUPPLY

REFERENCE VOLTAGE

The reference voltage for the regulator is derived from the +12 volt. R1, D7 and zener diode D8 compose a 7 volt reference. D7 is used to compensate for temperature variations. C12 is used to reduce noise. The 7 volt reference is divided by R11, R15 and R16 through R19. R16 through R19 are supplied with jumper wires which can be cut in such a way that the voltage on the non-inverting input of comparator U4 is 5 volts. Since this comparator has an open collector output, R12 is used as a pull-up. R14 connected between the output and the inverting input (pin 2) sets the voltage gain to 1. R13 provides a small positive feedback. Since in this configuration the comparator behaves as a unity gain amplifier, the voltage on the inverting input (pin 2) is equal to that of the divider. This voltage is used as a reference for the switching regulator U3. C16 is used to ensure a slow starting up of the +5 volt regulator; thus the starting condition that the -5 volt is applied first to the circuitry inside the 99/4A is met. C16 also determines the frequency at which the -5 volt regulator switches.

SWITCHING REGULATOR

Switching regulator U3 (UA 723 C) uses the following circuitry:

REFERENCE VOLTAGE

The reference voltage on pin 2 of U4 is connected to the non-inverting input of U3 (pin 5).

FEEDBACK VOLTAGE

The +5 volt is directly connected to the inverting input of U3 (PIN 4).

POWER CONNECTION

Power is connected to pin 12 of U3 via R3. C13 is used to reduce voltage swings on the power line. Since the power comes from the +12 volt supply, the switching regulator only works when this voltage is present. Ground connection is to pin 7.

FREQUENCY COMPENSATION

Frequency compensation is performed by C11 on pin 13.

REGULATING CIRCUIT

The output of U3 on pin 11 is used to switch the current through L4 after amplification by Q1 and Q2. R5 reduces the input current current of Q1. R4 and R6 are used to ensure that both Q1 and Q2 are in the non-conducting state when not enabled by U3. The fly-back circuitry consists of L4 and D9. The output voltage ripple is reduced by C14 and C15.

CURRENT LIMITING

Current limiting is done by using the voltage drop over R9-R10 and comparing this with the voltage on the cathode of the diode, the divider circuit consisting of R7, R8 and D10. D10 is used for temperature compensation.

TEXAS INSTRUMENTS HOME COMPUTER
TROUBLESHOOTING GUIDE

This guide will take you by the problem, not neccessarily to the problem. You still need your basic troubleshooting skills. This guide is aimed at the new technician but still can be referenced when in doubt.



(Compiled by Curt Larsen and Greenwood).


Front Panel Come Up?
NO
Check +5,-5 +12 At Power Supply
NO
Disconnect Supply, Check Voltages
NO
Power Supply TS&R
YES
YES
YES
Front Panel Correct?
NO Page 96
Find Shorts On Logic Board. Start Over
CC
YES
Check 9900 Pins 8, 9, 28, 25 for Clocks. Also U613-p11 U607-p11 U607-p3, U300-p10 For TTL Clocks
NO
Check U601 Pins 6,7,8,9, 11,12, 14+15
NO
Check U601 For Voltage Pins 13=12v 20=5v
NO
Trace Etch To Problem
Respond To Any Key
NO Page 96
YES
YES
YES
Check Etches To Various Pins for Continuity
YES
Check Pin 5 for +5
NO
Check R605 R606, C606 for Shorts
Plug in diagnostic grom
YES
Check Pin 38 U100 for Clock If present Adj to 3.579545
NO Page 88
Check Tank Circuit, C603 L602, Y600
NO
Change Defective Component
YES
YES
YES
Read & Write Cassette
NO Page 97
Page 89
Probability U601
Joysticks Operate?
NO Page 98


Check p38 U100 for CPU Clock
Check p33 U100 for +5
Look for broken Etchs or miss-ing component
Check parts in Oscillator circuit for correct conn. and values R102,L107,C100, Y100,L100,C101,R101
Change defective component
Probability 9918
Check p17-p24 for CD sig-nals on U100
Trace Data lines to fault
Check for signals on p14,15 U100
Goto Memory Selection Logic p. 101
Check p3-p10 for add/data lines
Probability 9918
Check p13 U100 for signal
Check p10 U600
Check p2 of U101 for R/W
Check p11 U100 for R/W
Possibility U100
Check Etch
Check delay circuit U101
Check RAS, CAS p1, p2 U100
Possibility 9918
Check p25-p32 U100 for out-put of Rams
Use Ram traps to check Rams, also check for open Etchs


AA
Check p62 9900 for correct ready signal
Page 94
Check Reset p6 9900 for high level
Check p4 U601 for high level
Check for signal p5 U601, p6 9900
Check R605, R606, C606
Probability U601
Pull Groms, Sound chip check ready good?
Check p12 U607 for high level
JJ
Page 91
Check p3 U506 for high level p90
Check Etch p3 U506, p12 U607
Replace groms one at a time Check ready each good?
First Grom Good
Goto Grom Check Page 95
Possibility Bad Groms, Sockets, Etchs
Replace Sound Chip and Check Ready Good?
Goto AA
Check for Supply p8,p16 9919
Find broken Etch or Bus Bar
Check for Clock p14
Possibility Sound Chip or Broken etch
Check p38 VDP for Clock
Check Coax Between VDP and Sound Chip
Goto VDP Check Page 88


Check p1 U506 for low level
Check p2 U508 for low level
Check p1 U508 for high level
Check R504 for +5 at both ends
Find open Etch to +5 or short on signal side of U504
Check Etch U508, U506
Check Etch R504, U508
Check p7, p14 for voltage
Find Problem
Check p7,p14 for voltage
Find Problem
Probability U506
Probability U508


Check p9 U607 for High Level
Check p10, 13, 14 for +5
Find Broken Etch
Check p11 U607 for Clock
Check p15 U601 for Clock
Goto CC Page 87
Probability U607
Find Broken Etch Between p15 U601 and p11 U607
Check p9 U613 for High Level
Check for Broken Etch Between p9 U607 and p9 U613
Check p10 U613 for Active Space
Check p11 U605 for Signal
Check p12 U605 for Signal
Check p3 U605 for Signal
Check p2 U605 for Signal
Check p63 9900 for Signal
Possibility if all voltages, Clocks, Reset, Load, Intreq are Present or Accounted for, bad 9900
Find Broken Etch
Check p13 U605 for no High level
Find Broken Etch
Goto DD
Find Broken Etch
Page 92
Check p14 U605 for +5
Find Broken Etch
Possibility U605


Check p13, 14, 15 U613 for Signal
Check p11 U613 for clock
Check p14 U601 for clock
Goto CC Page 87
Check Etch p14 U601 to p11 U613
Check p16 U613 for +5 p3,4,5, 8 for GND
Find broken Etch to Suply Voltage
Probability U613, check U602, U604
Check p62 for Ready 9900
Check p4 U602 for Ready
Check p3 U602 for Ready
Check p11 U603
Check p3 U603
Goto Page 93
Goto AA Page 89
Check Etch p11 U603 & p3 U606
Check p12 U603
Check Etch p12 to p3 U603
Check p14 U602 for +5 p7 for GND
Check Etch
Check p13 U603 for high level
Check Etch p13 U603 to p7 U607
Probability U602
Check p14 U603 for +5 & p7 for GND
Find Broken Etch
Probability U603


Check p1,2 U603 for Active space
p1
p2
Check p6 U612 for signal
Check p4,5 U612 for signal
p4
p5
Check p3 U612 for signal
Check p2 U612 for signal & p1 for +5
Check etch to +5
Check etch p6 U612 to p1 U603
Check P14, 7 U612 for voltage if Yes Prob. U612
EE
Check Etch
Goto EE
Check Etch p15 U613 to p2-U612
Check p14, 7 for correct voltages
Check Etch
Check Etch p5 U612 to p13 U613
Probability U603
Check p2 U604
Check Etch p2 U604 to P2 U603
Check p1 U604
Check Etch p1 U604 to p11 U605
Check p14, 7 U604 for correct voltages
Check Etchs
Probability U604


Check p10 U500 for grom select
Remove all groms and sound chip
Check p10 U500 for grom Select
Check p12
Check p11 U506
Goto Memory Selection Page 101
Check Etch
Possibility U508
Check p15 U500 for grom Ready
Remove all groms except 2003 check grom ready
Goto grom Check page 95 Probability software
Install one Chip at a time & find problem
Install 2003 and check p10
Goto Grom Check p95
Install one Chip at a time and check p10
Possibility Bad Etch or Grom
Check p36 U100 for Comp. Video
Check p16 U100 for Interupt
Goto VDP Check page 88.
Goto p. 99
Possibility
Check p4 of Video Jack
Check signal Emitter of Q201
Check Signal Base of Q201
Check Signal Emitter of Q200
Check C200 R201, R202
Check Cable or Monitor
Check Etchs From p4 Video Jack to C204 to R211
Check Emitter Voltage or Q201 5 to 7 volts
Check Base Voltage of Q200 for 3.5 to 4.5 volts
Check R204, R205, C201
Check Collec-tor voltage Q201 for 8 to 10 volts
Check R207
Check Base Voltage Q201 for 5 to 7 Volts


Pull All Groms
Check p9 U500 for +5, p14 -5, p16 -.6
Check Etchs to Supply and Find Problems
Check CPU Clock p13 U500
Check p4 U101
Check p37 U101
Check p37 U100
Goto VDP Check page 88
Check Etch P13 U500
Check p7 ,14 U101 for volt. & find problem
Check Etch
Probability U101
Check Grom Select p10 U500
Check p12 P10 U500
Check p13 U508
Check p11 U506
Goto Memory Selection Logic p15
Check Etch to p10
Probability U508
Check Etch
Check Grom Ready p15 U500
Check p1-8 U500 for Data p11 for A14
Grom probability good replace 1 at a time

Front Panel Incorrect Test:



Won't Respond To Any Key Test:




Cassette Remote ?
NO
Check p23, 19 U300 for high level
Probability 9901
YES
Check +5 on Collector Q402, Q404
Check for Broken Etch
Check for about 4 volts on Emitter of Q402, Q404
If Emitter Has low voltage replace Transistor
Check for low Resistance Emitter to collector Q401,3
Check open coupler and Transistor
Check C403, C406 for shorts
Write Cassette ?
NO
Check p5 of Cassette Jack f/correct sig.
Check p28 of 9901 for Correct signal
Insure H.C. is in Record Mode
YES
Possibility Cassette is Not Reading
Check Write circuit R400,R401,R402 C400,C408,C412
Read Cassette ?
NO
Check if Read Signal is Present at R406
Check Cassette Cable, Check R404, R406, R409, C402, for shorts
Check if Read Sig.is present p7 U400
Check R408, R410, C409,C411 for Shorts, Check p8 U400 for +5 p4 for -5
Check if Read is present on p30 U300
Check CR402, R411, C412, R413, C413, C414 for shorts
Check amount of Jitter During Read Signal


Check p5, 6 U302 for Neg. Pulse
Insure Unit is Set up for Joystick Program
Check p1, 3, 13, 15 U302 for Positive Pulses
Check p21,22, 26 U300 for signal
Check p40, 1 U300 for +5, p16 for Gnd p10 f/Clock, check al necessary pins to insure chip is functional address lines, CPU lines possibility 9901, 4732's for software
Check p2, 8 14 U302 for Gnd p16 for +5 Poss. U302
Check for Broken Etchs
Move Joystick Position chek input pins on 9901 p6,7,8,9
Check signal at Joystick port Input & output
Check Etchs to port both input & output
Input but No Output Bad Joysticks
Insure Capacitors C307-C310 and C317-C321 for Correct Value, Timing Critical, Other Possibilities, 4732's 9901, 74LS156


Check U615 for DING
Check p6 U603
Check p5 U603 for signal
Go to JJ Page 90
Check Etches
Check p4 U603 for DBIN
Check p10 U606 for DBIN
Go to DBIN Check p14
Probably U603
Check etch
Check p1,19 U616 Dignal
Check p8 U603
Check p9 U603
Go to DBIN Check page 100
Check Etchs
Check p10 U603
Check p8 U602
Check p9 U602
Check p13 U613
Go to JJ page 89
Check p11 U615
Go to RR
Possibly U603
Check Etches
Possibly U602
Check Etches
Check p19 U614 for Diog
Check p6 U606
Check p5 U606
Go to TT
Check p4 U606
Go to SS


Check p11 U602 for Presence of DBIN
Check p2 U602 for DBIN
Check p1 U602 for DBIN
Check p29 U600 for DBIN
Possibility 9900
Check Etch to P11 U602
Possibility U602
Check Etch to p1 U602
Check for DBIN p10 U602
Possibility U602
Check for DBIN p4 U603
Check Etch to p10 U602


Remove all Groms and Sound Chip for following check
Check p1,2,3 U504 for p1,2 Low P3 Active
Check p22,23, 14 9900 for Signal
Check Etchs
Check Memen p4 U504
Check p3 U605
Check p2 U605
Check p63
Possibility 9900
Check Etchs
Possibility U605
Check Etchs
Check U504 Outputs p11, 15 active p7-15
Check p6, 16 U504 for +5 Pins 5,8 for GND
Check Etchs to Power Supply
Possibility 9900 Sending Bad Address or U504 Bad
Check for 9900 Singals INTREQ CRUIN Address Lines
Goto Page 103
Check p1,2,3, 5 U505 for address lines
Check p19,20, 21 9900 for signals
Check Etchs
Goto Page 16


Check p4 U505 for Active Signals
Check Etch to p11 U504
Check p6 U505 for Active Signal
Check p6 U506 for signal
Check p4 U506 for DBIN
Goto DBIN Check Page 100
Check Etch
Check p5 U506
Check Etch to p1 U505
Possibility U506
Check p7 U505 for 2 Negative Pulses Check p9 for 1 Negative Pulse
Check 6810's using TI BUG if possible, Change 4732's One at a Time, Check for Shorted Address Lines. Go back to page 15
Check p14 U505 for Signal
Probability U505
Memory selection Good


Check p32 9900 for Intreq
Check p11 U300 for Intreq
Check p40 U300 for +5
Find Broken Etch
Check Etch Between p11 U300 and p32 9900
Check p3 U300 for 03 Clock
Check p7 U607
Goto CC Page 87
Check Etch p7 U601 and p3 U300
Check p17 U300 for Intreq
Check for Pull-up R300
Check p18 U300 for Intreq
Check p16 U100 for Intreq
Goto VDP Check Page 88
Check Etch

I/O PORT CONNECTOR



TOP		BOTTOM	
2	SBE	1	+5 V
4	-EXT INT	3	RESET
6	A10	5	A5
8	A11	7	A4
10	A3	9	DBIN *
12	READY	11	A12
14	A8	13	-LOAD
16	A14	15	A13
18	A9	17	A7
20	A2	19	A15
22	-CRU CLOCK	21	GROUND
24	-03 SYSTEM CLOCK	23	
26	-WE	25	
28	-MBE	27	GROUND
30	A1	29	A6
32	-MEMEN	31	A0
34	D7	33	CRU IN
36	D6	35	D4
38	D5	37	D0
40	D1	39	D2
42	D3	41	HOLD / IAQ *
44	SOUND IN	43	-5 V

SBE - SPEECH BLOCK ENABLE
MBE - MEMORY BLOCK ENABLE
EXT INT - EXTERNAL INTERUPT
MEMEN - MEMORY ENABLE
DBIN - DATA BUS IN
IAQ - INSTRUCTION AQUISITION

GROM PORT CONNECTOR



CASSETTE I/O PORT

1 - CASSETTE 1 MOTOR CONTROL
2 - CASSETTE 1 MOTOR CONTROL
3 - MAG OUT RETURN (GROUND)
4 - CASSETTE AUDIO INPUT
5 - MAG OUT
6 - CASSETTE 2 MOTOR CONTROL
7 - CASSETTE 2 MOTOR CONTROL
8 - MAG IN
9 - MAG IN RETURN (GROUND)



JOYSTICK I/O

1 -
2 - JOYSTICK B
3 - UP
4 - PUSH BUTTON
5 - LEFT
6 -
7 - JOYSTICK A
8 - DOWN
9 - RIGHT



VIDEO I/O

1 - +12 VOLTS
2 - GROUND
3 - AUDIO OUT
4 - COMPOSITE VIDEO OUT
5 - GROUND



RAM TRAP OPERATING INSTRUCTIONS

TEST FUNCTION	Switch Position	INDICATORS	COMMENTS
4116's U102-U109			
6810's U608, U609			2nd & 3rd Indicators should alternate SLOWLY. 5th Indicator shows MSB ERROR. 6th Indicator shows LSB ERROR.
GROMS: 2155 2156 2157			
ROMS 4732's U610, U611			5th & 6th LEDS alternate during test alternation will stop on error

BEFORE EACH TEST MAKE SURE THE UNIT UNDER TEST IS SWITCHED OFF.

START UP PROCEDURE:

1. Turn Unit To Be Tested "Off"
2. Insert RAM Trap
3. Select Test Mode On Ram Trap
4. Turn "On" Unit To Be Tested
5. Press LOAD Switch

MAINFRAME RAM - TRAP

COMPONENT LAYOUT:



PARTS LIST:

C - 1, C - 2	0.1uf capacitors	R-1	560Ω
1C- 1	74LS138N	R-2	100kΩ All resistors are ¼ watt
1C- 2	74LS21N	R-3 - R-8	100Ω 5%
1C- 3	74LS74AN	R-9, R-10	2.2kΩ
1C- 4	74LS174N	S-1	SPST Push button switch(momentar
1C- 5	TMS4036-2NL	S-2, S-3	SPST Toggle switches N.O)
1C- 6	2532 (EPROM)		

By 3.4.80

RAM TRAP SCHEMATIC



D1-D6 - RED LED
R1 - 560Ω
R2 - 100kΩ
R3-R8 - 100Ω
R9, R10 - 2.2k
C1, C2 - 0.1 μF

By: [illegible] 3-28-80

LS138

- 3 TO 8 LINE DECODER/MULTIPLIER
- 2 STATE OUPUT: 1) HIGH
  2) LOW
- 3 ENABLES, $\overline{G2A}$ & $\overline{G2B}$ - ACTIVE LOW, G1 - ACTIVE HIGH
- ENABLES CAN BE USED AS INVERTING OR NON-INVERTING INPUT TO MULTIPLEX DATA

3-TO-8 LINE DECODERS/MULTIPLEXERS

138

See page 7-134



SN54LS138 (J, W) SN74LS138 (J, N)
SN54S138 (J, W) SN74S138 (J, N)

'LS138, 'S138



'LS138, 'S138
FUNCTION TABLE

INPUTS					OUTPUTS							
ENABLE		SELECT										
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

*G2 = G2A + G2B

H = high level, L = low level, X = irrelevant

Fig. 31

RAG 06-0 5-82

LS194

- 4 BIT BI-DIRECTIONAL SHIFT REGISTER
- POSITIVE EDGE TRIGGERING (↑)
- 4 MODES OF OPERATION: (A) PARALLEL LOAD
  (B) SHIFT RIGHT (QA TO QD)
  (C) SHIFT LEFT (QD TO QA)
  (D) INHIBIT CLOCK (DO NOTHING)

- Parallel Inputs and Outputs
- Four Operating Modes:
  - Synchronous Parallel Load
  - Right Shift
  - Left Shift
  - Do Nothing
- Positive Edge-Triggered Clocking
- Direct Overriding Clear

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'194	36 MHz	195 mW
'LS194A	36 MHz	75 mW
'S194	105 MHz	425 mW

SN74194, SN74LS194A, SN74S194 . . . J OR N PACKAGE
(TOP VIEW)



description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load
Shift right (in the direction Q_A toward Q_D)
Shift left (in the direction Q_D toward Q_A)
Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transistion of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls of the SN54194/SN74194 should be changed only while the clock input is high.

FUNCTION TABLE

INPUTS										OUTPUTS			
CLEAR	MODE		CLOCK	SERIAL		PARALLEL				Q_A	Q_B	Q_C	Q_D
	S1	S0		LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	Q_{An}	Q_{Bn}	Q_{Cn}
H	L	H	↑	X	L	X	X	X	X	L	Q_{An}	Q_{Bn}	Q_{Cn}
H	H	L	↑	H	X	X	X	X	X	Q_{Bn}	Q_{Cn}	Q_{Dn}	H
H	H	L	↑	L	X	X	X	X	X	Q_{Bn}	Q_{Cn}	Q_{Dn}	L
H	L	L	X	X	X	X	X	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}

H = high level (steady state)
L = low level (steady state)
X = irrelevant (any input, including transitions)
↑ = transition from low to high level
a, b, c, d = the level of steady-state input at inputs A, B, C, or D respectively
Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = the level of Q_A, Q_B, Q_C, or Q_D, respectively, before the indicated steady-state input conditions were established
Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = the level of Q_A, Q_B, Q_C respectively, before the most recent ↑ transition of the clock

Fig. 32

RAG 05-03-82

RAMTRAP REV. B



LS244

- 'OCTAL (8) BUS DRIVER'
- 'NON-INVERTING'
- '1-WAY COMMUNICATION'
- '3 STATE OUTPUT': 1) HIGH
  2) LOW
  3) HIGH IMPEDANCE
- $\overline{G}$ IS ENABLE ACTIVE - LOW

OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

244 NONINVERTED 3-STATE OUTPUTS



See page 6-83

SN54LS244 (J) SN74LS244 (J, N)

INPUT/OUTPUT/ENABLE



Fig. 33

RAG 06-03-82

LS245

- OCTAL (8) BUS DRIVER'
- 'NON-INVERTING '
- '2-WAY COMMUNICATION'
- '3-STATE OUTPUT' 1) HIGH
  2) LOW
  3) HIGH IMPEDANCE
- $\overline{G}$ IS ENABLE..ACTIVE LOW
- DIR IS DIRECTION CONTROL A→B...B→A





Fig. 34

A=OUTPUT B=OUTPUT

$\overline{G}$	DIR	OPERATION
0	0	B DATA TO
0	1	A DATA TO
1	X	ISOLATIO (HI-Z)

X = DON'T CARE WHAT ST

RAG 06-03

TYPE SN74LS362 (TIM9904)
FOUR-PHASE CLOCK GENERATOR/DRIVER

PARAMETER MEASUREMENT INFORMATION





Fig. 35

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IH}	High-level input voltage				2			V
V_{IL}	Low-level input voltage	FFD					0.5	V
		OSCIN					0.8	
$V_{T+} - V_{T-}$	Hysteresis	FFD			0.4	0.8		V
V_{IK}	Input clamp voltage		V_{CC} = 4.75 V, V_{DD} = 11.4 V, I_I = −18 mA				−1.5	V
V_{OH}	High-level output voltage	ϕ1, ϕ2, ϕ3, ϕ4	V_{CC} = 4.75 V, V_{DD} = 11.4 V to 12.6 V	I_{OH} = −100 μA	V_{DD}−2	V_{DD}−1.5	V_{DD}	V
		Other outputs		I_{OH} = −400 μA	2.7	3.4		
V_{OL}	Low-level output voltage	ϕ1, ϕ2, ϕ3, ϕ4	V_{CC} = 4.75 V, V_{DD} = 11.4 V	I_{OL} = 4 mA		0.25	0.4	mA
		Other outputs		I_{OL} = 4 mA		0.25	0.4	
				I_{OL} = 8 mA		0.35	0.5	
I_I	Input current at maximum input voltage	FFD	V_{CC} = 5.25 V, V_{DD} = 12.6 V	V_I = 7 V			0.1	mA
		OSCIN		V_I = 5.5 V			0.1	
I_{IH}	High-level input current	FFD	V_{CC} = 5.25 V, V_{DD} = 12.6 V, V_I = 2.7 V				20	μA
		OSCIN					60	
I_{IL}	Low-level input current	FFD	V_{CC} = 5.25 V, V_{DD} = 12.6 V, V_I = 0.4 V				−0.4	mA
		OSCIN					−3.2	
I_{OS}	Short-circuit output current‡	All except ϕ1, ϕ2, ϕ3, ϕ4	V_{CC} = 5.25 V		−20		−100	mA
I_{CC}	Supply current from V_{CC}		V_{CC} = 5.25 V, FFD and OSCIN at GND, Outputs open			105	175	mA
I_{DD}	Supply current from V_{DD}		V_{CC} = 5.25 V, V_{DD} = 12.6 V, FFD and OSCIN at GND, Outputs open			12	20	mA

†All typical values are at V_{CC} = 5 V, V_{DD} = 12 V, T_A = 25°C.
‡Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. Outputs ϕ1, ϕ2, ϕ3, and ϕ4 do not have short-circuit protection.

switching characteristics, T_A = 25°C, V_{CC1} = 5 V, V_{CC2} = 12 V, f_{osc} = 48 MHz, see figure 1

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{out}	Output frequency, any ϕ or $\bar{\phi}$ TTL			3		MHz
f_{out}	Output frequency, OSCOUT			12		MHz
$t_{c(\phi)}$	Cycle time, any ϕ output			333		ns
$t_{r(\phi)}$	Rise time, any ϕ output		10		20	ns
$t_{f(\phi)}$	Fall time, any ϕ output		10		20	ns
$t_{w(\phi)}$	Pulse width, any ϕ output high		40			ns
$t_{\phi 1L\ \phi 2H}$	Delay time, ϕ1 low to ϕ2 high		0	5	15	ns
$t_{\phi 2L\ \phi 3H}$	Delay time, ϕ2 low to ϕ3 high		0	5	15	ns
$t_{\phi 3L\ \phi 4H}$	Delay time, ϕ3 low to ϕ4 high		0	5	15	ns
$t_{\phi 4L\ \phi 1H}$	Delay time, ϕ4 low to ϕ1 high	Output loads:	0	5	15	ns
$t_{\phi 1H\ \phi 2H}$	Delay time, ϕ1 high to ϕ2 high	ϕ1, ϕ3, ϕ4: 100 pF to GND	70	83		ns
$t_{\phi 2H\ \phi 3H}$	Delay time, ϕ2 high to ϕ3 high	ϕ2: 200 pF to GND	70	83		ns
$t_{\phi 3H\ \phi 4H}$	Delay time, ϕ3 high to ϕ4 high	Others: R_L = 2 kΩ,	70	83		ns
$t_{\phi 4H\ \phi 1H}$	Delay time, ϕ4 high to ϕ1 high	C_L = 15 pF	70	83		ns
$t_{\phi\ \bar{\phi}TL}$	Delay time, ϕ_n high to $\bar{\phi}_n$ TTL low	See Note 2		−8		ns
$t_{\phi\ \bar{\phi}TH}$	Delay time, ϕ_n low to $\bar{\phi}_n$ TTL high			−18		ns
$t_{\phi 3L\ QH}$	Delay time, ϕ3 low to FFQ output high			−7		ns
$t_{\phi 3L\ QL}$	Delay time, ϕ3 low to FFQ output low			−12		ns
$t_{\phi L\ OSQH}$	Delay time, ϕ low to OSCOUT high			−5		ns
$t_{\phi H\ OSQL}$	Delay time, FFQ high to OSCOUT low			−13		ns

†See 2 Use load circuit for tri-state totem-pole outputs, page 3-11

Fig. 36

LS 373

- OCTAL (8) D-TYPE LATCHES
- 3 STATE OUPUT: 1) HIGH
  2) LOW
  3) HIGH IMPEDANCE
- WHEN G (ENABLE) IS HIGH, THEN Q (INPUT) WILL FOLLOW D (INPUT)
- WHEN G (ENABLE) IS LOW, THEN Q (OUTPUT) WILL LATCH D (INPUT)



OUTPUT CONTROL	ENABLE G	D	OUTPUT
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	HI = Z

Q_0 = DATA PRESENT AT INPUT WHEN ENABLE WENT LOW

X = DON'T CARE

Fig. 37

4116 DYNAMIC RAM

- 16,384 X 1 ORGANIZATION

- 3 STATE OUTPUTS

A0 - A6 - ADDRESS INPUTS

$\overline{CAS}$ - COLUMN ADDRESS STROBE
D - DATA INPUT
Q - DATA OUTPUT
$\overline{RAS}$ - ROW ADDRESS STROBE
$\overline{W}$ - WRITE ENABLE

- REFRESH MUST BE PERFORMED EVERY 2 MILLISECONDS

- $\overline{RAS}$ LATCHES THE ROW ADDRESS (A0 - A6)

- $\overline{CAS}$ LATCHES THE COLUMN ADDRESS (A0 - A6)

A0	A1	A2	A3	A4	A5	A6	A0	A1	A2	A3	A4	A5	A6
8192	4096	2048	1024	512	256	128	64	32	16	8	4	2	1
			$\overline{CAS}$							$\overline{RAS}$			

4116 RAM (CONT.)

16-PIN CERAMIC AND PLASTIC
DUAL-IN-LINE PACKAGES
(TOP VIEW)



PIN NOMENCLATURE			
A0-A6	Address inputs	$\overline{W}$	Write Enable
$\overline{CAS}$	Column address strobe	V_{BB}	−5-V power supply
D	Data input	V_{CC}	+5-V power supply
Q	Data output	V_{DD}	+12-V power supply
$\overline{RAS}$	Row address strobe	V_{SS}	0 V ground

read cycle timing



MF 4732 ROMS

- 4096 X 8 BIT MEMORY SIZE
- +5, GND ONLY
- 8 BIT TRI-STATE DATA OUTPUTS (Q1-Q8)
  Q8 = MSB
  Q1 = LSB
- 12 ADDRESS LINES (A0-A11)
  A11 = MSB
  A0 = LSB
- CHIP IS ENABLED WHEN $\overline{CS1}$ AND $\overline{CS2}$ ARE BOTH LOW
- ONLY DURING THE ENABLE ARE THE OUTPUTS ENABLED, ALL OTHER CASES THE OUTPUTS ARE TRI-STATED.



6810 RAM

- 128 X 8 STATIC RAM
- USED AS SCRATCH PAD (CPU RAM)
- TWO DEVICES ARE USED TO MAKE A 128 X 16 MEMORY AREA
- + 5, GND ONLY



D0 - D7 = DATA I/O
A0 - A6 = ADDRESS LINES
R/W = HIGH IS READ, LOW IS $\overline{\text{WRITE}}$

TO BE ENABLED: CS0 & CS3 MUST BE HIGH

$\overline{\text{CS1}}$, $\overline{\text{CS2}}$, $\overline{\text{CS4}}$, & $\overline{\text{CS5}}$ MUST BE LOW

Fig. 39

RAG 05-03-82



D denotes 16 bit data bus
d denotes 8 bit multiplexed data bus

Fig. 40



TI-99/4A LOGIC BOARD COMPONENT LOCATION DIAGRAM

Fig 41

FIGURE 43 TI-99/4 SYSTEM BLOCK DIAGRAM





Fig. 44



99/4 GROM and Audio Circuit

Fig. 45


U100
TMS 9918
U101
74LS04
U109
U107
U106
U105
U103
U108
U104
U102
TMS 4116 16K x1
MSB
LSB
Q200
2N 3906
99/4 RAM and Video Circuit
COMP VIDEO
SOUND OUT
MOLEX
+5V
+12V
-5V
GND
POWER SUPPLY SEE: DWG 1034733
XFMR
ELECTRONIC SCHEMATIC DIAGRAM
PRODUCT 156
TI 99/4
TEXAS INSTRUMENTS
1015940

Fig. 46


99/4
9901, Keyboard, Cassette, Joystick Circuit
U1300 TMS 9901
U1302 LS156
KEYBOARD
SPACE BAR
J800 MECHANICAL JOYSTICK INPUT
(DN) JS KEY 1
(RT) JS KEY 2
(LT) JS KEY 3
(PB) JB KEY 4
(UP) JS KEY 0
J400 TAPE CASSETTE
CAS CNTRL 1
CAS CNTRL 2
MAG IN
MAG OUT
SH2 U600-6 RST 1
CRU IN
CRU CLK
CRU OUT
INT 1
INT 2
INT REQ
CE
VCC
VSS
D96214
101594
SHT 3 OF 6

Fig. 47



99/4 I/O Buffers and I/O Port

Fig. 48



*W1 THRU W4 ARE CUT TO ADJUST THE +5 VOLT OUTPUT. THE WIRES MAY BE CUT IN ANY ORDER.

Fig 49

TI-99/4A CONS E POWER SUPPLY

FIGURE 50 TI-99/4A SYSTEM BLOCK DIAGRAM





Fig 51

TI-99/4A S. MATIC



fig 52

TI-99/4A SCHEMATIC



fig. 53

TI-99/4A SCHEMATIC



fig 54

TI-99/4A SCHEMATIC DIAGRAM



fig 55

TI-99/4A SCHE IC