## 5. CPU Registers and Instruction Cache

The TMS34010's on-chip CPU includes two general-purpose register files, file A and file B. Each register file contains 15 32-bit registers. The two files share a 32-bit hardware stack pointer (SP) that automatically manages the system stack during interrupts and subroutine calls. The CPU also contains two dedicated 32 -bit registers - a program counter and a status register. An onchip cache memory holds up to 128 instruction words, and is transparent to software. The CPU registers and instruction cache are discussed in the following sections:
Section
5.1 General-Purpose Registers ..... 5-2
5.2 Status Register ..... 5-20 ..... 5-20
5.3 Program Counter ..... 5-22
5.4 Instruction Cache ..... 5-23
5.5 Internal Parallelism ..... 5-28

In addition to the CPU registers, the TMS34010 contains 28 memory-mapped registers that are dedicated to I/O functions. These are described in Section 6.

### 5.1 General-Purpose Registers

The TMS34010 has 3032 -bit general-purpose registers, divided into register files A and B. In addition, a single stack pointer (SP) is common to both register files.

The multiple internal data paths linking the ALU and general-purpose registers provide single machine state execution of most register-to-register instructions. Single-state instructions include add, subtract, Boolean operations, and shifts ( 1 to 32 bits). During a single-state instruction, the following actions occur:

1) Two 32-bit operands are read in parallel from the general-purpose registers.
2) The specified operation is performed by the ALU.
3) The 32-bit result is stored in the specified general-purpose register.

The general-purpose registers are dual-ported to permit operands to be read from two independent registers at the same time.

### 5.1.1 Register File $A$

Fifteen of the 30 general-purpose registers, A0-A14, form register file $A$. These registers can be used for data storage and manipulation. No hard-ware-dedicated functions are associated with these general-purpose registers.
All register-to-register instructions (except MOVE RS,RD) require both registers to be in the same file. Instructions used to manipulate registers A0-A14 can also be used to manipulate the stack pointer. The SP can be specified in place of an A-file register in any of these instructions. Figure 5-1 illustrates register file $A$.


Figure 5-1. Register File $A$

### 5.1.2 Register File B

Register file B consists of 15 general-purpose registers, B0-B14. All regis-ter-to-register instructions (except MOVE RS,RD) require both registers to be in the same file. Instructions used to manipulate registers B0-B14 can also be used to manipulate the stack pointer. The SP can be specified in place of a B-file register in any of these instructions.

Registers B0-B14 can be used for general-purpose functions such as data storage and manipulation. During PixBlt and other pixel operations, however, these registers are assigned hardware-dedicated functions.


Figure 5-2. Register File B

As Figure 5-2 shows, registers B0-B9 are used as special-purpose registers during pixel operations. These registers must be loaded with specific parameters before execution of pixel operations. Registers B10-B14 are used as special-purpose registers for the LINE instruction. During pixel operations, registers B10-B14 are used for temporary storage; their previous contents are destroyed. Register functions may vary for individual instructions.

The B-file registers are described in detail in Section 5.1.4.

### 5.1.3 Stack Pointer

The stack pointer (SP), shown in Figure 5-3, is a 32 -bit register that contains the bit address of the top of the system stack. Section 3.3 describes stack operation in detail. The SP appears as a member of both the A and B files, and can be specified as the operand in any instruction that manipulates the general-purpose registers. The machine contains only a single SP, but this SP can be addressed as a member of either register file, A or B.


Figure 5-3. Stack Pointer Register

The system stack grows in the direction of smaller addresses. During an interrupt, the PC and ST are pushed onto the stack to permit the interrupted routine to resume execution when interrupt processing is completed. A subroutine call saves the PC on the stack to allow the calling routine to resume execution when subroutine execution is completed.

The stack pointer always points to the value at the top of the stack. Specifically, the SP contains the 32 -bit address of the LSB of that value. While the four LSBs of the SP may be set to an arbitrary value, stack operations execute more efficiently when the four LSBs are Os. Setting these bits to Os aligns the stack pointer to 16 -bit word boundaries in memory, reducing to two the number of memory cycles necessary to push or pop the contents of a 32-bit register.

The SP can be specified as the source or destination operand in any instruction that operates on the general-purpose registers. The SP can be accessed as register 15 in file A or B . Refer to the descriptions of the specific instructions for details.

### 5.1.4 Implied Graphics Operands

Table 5-1 summarizes the B-file register functions during pixel operations. These registers are referred to as implied graphics operands. Several I/O registers, described in Section 6, are also implied graphics operands. Individual descriptions of the B -file registers follow Table 5-1.

Table 5-1. B-File Registers Summary

| Reg. | Function | Description |
| :---: | :---: | :---: |
| B0 | SADDR | Source Address. Address of the upper left corner of the source pixel array (lowest pixel address in the array). SADDR is a linear or XY address, depending on the instruction which uses it. |
| B1 | SPTCH | Source Pitch. Difference in linear start addresses between adjacent rows of a source pixel array. |
| B2 | DADDR | Destination Address. Address of the upper left corner of the destination pixel array (lowest pixel address in the array). DADDR is a linear or XY address, depending on the instruction which uses it. |
| B3 | DPTCH | Destination Pitch. Difference in linear start addresses between adjacent rows of a destination pixel array. |
| B4 | OFFSET | Offset. Linear bit address corresponding to XY -coordinate origin ( $\mathrm{X}=0, \mathrm{Y}=0$ ). |
| B5 | WSTART | Window Start Address. XY address of the upper left corner of the window (smallest $X$ and $Y$ coordinate values in the array). |
| B6 | WEND | Window End Address. $X Y$ address of the lower right corner of the window (largest $X$ and $Y$ coordinate values in the array). |
| B7 | DYDX | Delta Y/Delta $X$. The 16 LSBs of this register specify the width (X dimension) of the source array in terms of either pixels or bits, depending on the instruction. The 16 MSBs specify the height ( $Y$ dimension) of the source array. If either $D Y=0$ or $D X=0$ then nothing is moved. |

Table 5-1. B-File Registers Summary (Concluded)

| Reg. | Function | Description |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B8 | Color 0 | Pixel value corresponding to "color 0 ". COLORO contains the source background color to be used during a bit-expand operation (PIXBLT B,XY or PIXBLT B,L). The pixel value should be replicated throughout the 16 LSBs of register B8 (see note below). Non replicated patterns may be entered for dithering effects. The 16 MSBs are ignored during the expand operation. For example, at four bits per pixel, COLORO contains four identical pixel values, as shown below. |  |  |  |  |  |  |
| B9 | Color 1 | Pixel value corresponding to "color 1". COLOR1 contains the source foreground color to be used during a bit-expand, fill, or draw-and-advance operation. The pixel value should be replicated throughout the 16 LSBs of register B9 (see note below). Nonreplicated patterns may be entered for dithering effects. The 16 MSBs are ignored during the expand operation. For example, at four bits per pixel, COLOR1 contains four identical pixel values, as shown below. <br>  |  |  |  |  |  |  |
| B10-B14 |  | PixB/t temporary registers. PixBlt instructions use these registers for storing temporary values and context information necessary to resume execution of a partially-completed PixBlt operation in the event of an interrupt. |  |  |  |  |  |  |
| SP | SP | Stack pointer. SP contains the bit address of the top of the stack. |  |  |  |  |  |  |

Notes: To provide upward compatibility with future versions of the GSP, replicate the pixel value throughout all 32 bits of COLORO or COLOR1, as shown.


## Linear Bit Address

## Description

SPTCH specifies the linear difference in the start addresses of adjacent lines of the source array for PIXBLT and FILL instructions. The GSP uses the value in SPTCH to move from row to row through the source array. SPTCH must be an integer multiple of 16 (except for the special cases of PIXBLT $B, L$ and PIXBLT $B, X Y$ ). SPTCH is constrained in some cases to be a power of two; this allows $X Y$ addressing and automatic corner adjust operations.

Some PIXBLTs store an adjusted value of SPTCH during instruction execution. This mechanism is transparent unless the PIXBLT is interrupted. However, the original contents of SPTCH are restored if the instruction is allowed to complete normally.

The following instructions use SPTCH as an implied operand.

| Instruction | SPTCH Format and Function <br> PIXBLT B,L |
| :--- | :--- |
| PIXBLT B,XY |  |$\quad$| Linear; unconstrained otherwise. |
| :--- |
| PIXBEar; power of two for windowing; unconstrained oth- |
| erwise. |


| 31 | 16 | 0 |
| :--- | :--- | :--- | :--- |
| Y | X | 0 |

or
31
0
Linear Bit Address
DADDR specifies the address of the least significant pixel in the destination array for PIXBLTs. Generally, DADDR points to the pixel with the lowest address in the destination array. When a corner adjust is necessary, the GSP automatically adjusts DADDR to point to the selected starting corner of the destination array. (For PIXBLT L,L, however, you must manually adjust DADDR to point to the starting corner. This feature allows you to use PIXBLT L,L for manipulating pixel arrays with pitches that are not powers of two.)

DADDR is also used in conjunction with DYDX to perform a common rectangle function for some instructions (FILL XY, PIXBLT B $<X Y$, PIXBLT L,XY, and PIXBLT XY, XY, with window option 1). In these cases, DADDR is set to the starting $X Y$ address of the common pixel block described by the intersection of the original destination array and the pixel block indicated by WSTART and WEND. No drawing is performed. If there is no common array, the $V$ bit is not set and the value of DADDR is indeterminate.

DADDR is in either $X Y$ or linear format. If the second operand of the PIXBLT instruction is an $L$ (such as PIXBLT XY,L), then DADDR is in linear format. If the second operand of the PIXBLT instruction is an $X Y$ (such as PIXBLT XY, XY), then DADDR is in XY format.

During PIXBLT operation, DADDR is maintained in linear format. When the PIXBLT completes, DADDR points to the linear starting address of the row following the last row in the array. If a PIXBLT is interrupted, DADDR points to the next word of pixels to be read.

For the LINE instruction, DADDR contains the XY address of the next DDA drawing point.

The following instructions use DADDR as an implied operand.
Instruction DADDR Format and Function
FILL $L$ Linear; points to the beginning of the destination array.
FILL XY $X Y$; points to the beginning of the destination array.
LINE $\quad X Y$; points to the current pixel.
PIXBLT B, L Linear; points to the beginning of the destination array. PIXBLT B,XY PIXBLT L,L

PIXBLT L,XY XY; points to the beginning of the destination array.
Linear with special requirements when $\mathrm{PBH}=1$ or $\mathrm{PBV}=1$. Refer to the PIXBLT L,L for a description of its unique requirements.
XY; points to the beginning of the destination array.
PIXBLT XY, L Linear; points to the beginning of the destination array.
PIXBLT XY, XY XY; points to the beginning of the destination array.

```
Example }\underset{\star}{\textrm{DADDR}}.\mathrm{ set B2
MOVE >00080015,DADDR 变 (MOve XY value >15,>8 into
```

| Format | 31 |  |  |
| :---: | :---: | :---: | :---: |
|  | Linear Bit Address |  |  |
| Description | DPTCH specifies the linear difference in the start addresses of adjacent lines of the destination array for PIXBLT and FILL instructions. The TMS34010 uses the value in DPTCH to move from row to row through the destination array. DPTCH must be an integer multiple of 16 (except for FILL L when $D X=1$ ). DPTCH is also constrained in some cases to be a power of two to allow $X Y$ addressing and automatic corner adjust. |  |  |
|  | Some PIXBLTs store an adjusted value in DPTCH during instruction execution. This mechanism is transparent, unless the PIXBLT is interrupted. The original contents of DPTCH are restored if the instruction is allowed to complete normally. |  |  |
|  | The following instructions use DPTCH as an implied operand. |  |  |
|  | Instruction | DPTCH Format | d Function |
|  | $\cdots \mathrm{L}$ L L | Linear; unconstrain | for $D X=1$. |
|  | FILL XY | Linear; power of two |  |
|  | PIXBLT B, | Linear; unconstrain | d except as previously noted. |
|  | PIXBLT B, XY | Linear; power of $t$ erwise except as n | for windowing; unconstrained othed above. |
|  | PIXBLT L,L | Linear; unconstrain is not related to C is not constrained | d except as previously noted. DPTCH NVDP for this instruction; therefore, it be a power of two. |
|  | PIXBLT L, XY | Linear; power of tw |  |
|  | PIXBLT XY,L | Linear; power of wise except as pre | o for PBV $=1$; unconstrained otherously noted. |
|  | PIXBLT XY, XY | Linear; power of tw |  |
| Example | $\underset{*}{\text { DPTCH }}$. set B3 |  |  |
|  | * MOVE > | >00001000, DPTCH | ; Power of two for |
|  |  | >00010AFC, DPTCH | ; PIXBLT XY, |
|  | MOVE > |  | ;PIXBLT L, L |




Format |  | 16 |  | 15 |
| :--- | :--- | :--- | :--- |
|  | Window end $Y$ |  |  |

WEND specifies the $X Y$ address of the most significant pixel contained in the rectangular destination clipping window. WEND is valid for instructions that use an XY destination address and a window option. The most significant pixel is the pixel with the highest address in the array. For a screen with the ORG bit of the DPYCTL register set to 0 , this corresponds to the pixel in the lower right corner of the pixel array.

WEND may be placed at any position in the positive quadrant of the $X Y$ address space. It describes an inclusive pixel; that is, the pixel at the XY location contained in WEND is included in the window. The value in WEND is used with WSTART, DADDR, and DYDX to preclip pixels, lines, and pixel arrays. WEND is not modified by instruction execution.

The following instructions use WEND as an implied operand.


DYDX specifies the $X$ and $Y$ dimensions of the rectangular destination array for PIXBLT and FILL instructions. Both the $X$ and $Y$ dimensions are in pixels; that is, the DX value is number of pixels in width of the array, and DY is the number of lines of pixels in the destination array.

When the window clipping option is selected, the pixel block dimensions for the transfer are determined by the relationships between WSTART, WEND, DADDR, and DYDX. If either the $X$ or $Y$ dimension is 0 , then the block is interpreted as having a dimension of 0 ; no transfer is performed.

The values for DY and DX may range up to the coordinate extent of the display (up to 65,535 , depending on the display pitch and pixel size selected). For window operations, the relationship between DYDX, WSTART, and WEND is such that DY $=$ WEND $_{y}-$ WSTART $_{y}+1$ and DX $=W^{W} E N D_{x}-$ WSTART $_{x}+1$. The value in DYDX is used with WSTART, DADDR, and DYDX to preclip pixels, lines, and pixel arrays.
Most instructions do not modify the contents of DYDX. For FILL XY, PIXBLT B,XY, PIXBLT L,XY, and PIXBLT XY,XY, with window option 1, however, DYDX is used with DADDR to perform a common rectangle function. In this case, DYDX is set to the dimensions of the common pixel block described by the intersection of the original destination array and the window identified by WSTART and WEND. No drawing is performed. If there is no common rectangle, the $V$ bit is not set and the value of DYDX is indeterminate. See these instructions for further information.

The following instructions use DYDX as an implied operand.

## Instruction DYDX Format and Function

FILL L Array dimensions in XY format.
FILL XY Array dimensions in XY format; special requirements when $W=1$ is selected, as previously noted.
LINE Dimensions of the rectangle described by the line to be drawn.
PIXBLT B, L Array dimensions in XY format
PIXBLT B,XY Array dimensions in XY format; special requirements when pick is selected, as previously noted.
PIXBLT L,L Array dimensions in XY format.
PIXBLT L,XY Array dimensions in XY format; special requirements when pick is selected, as previously noted.
PIXBLT XY, $\quad$ Array dimensions in XY format.
PIXBLT XY,XY Array dimensions in XY format; special requirements when pick is selected, as previously noted.

Example This example illustrates the relationship of DYDX to WSTART and WEND.

| WSTART. set | B5 |  |
| :--- | :--- | :--- |
| WEND | set | B6 |
| DYDX | set | B7 |
| $*$ |  |  |

$$
\begin{array}{ll}
\text { MOVE } & \text { WEND,DYDX } \\
\text { SUBXY } & \text { WSTART,DYDX } \\
\text { ADDI } & >10001, D Y D X
\end{array}
$$

```
;Put WEND into DYDX
;Generate (WEND - WSTART)
;Increment by 1 in each
;dimension
```

Format


Description COLORO specifies the replacement color for 0 bits in the source array for PIXBLT B,L and PIXBLT B,XY instructions. These two instructions transform binary pixel array information to multiple bits per pixel arrays using the color information in COLOR1 and COLORO. The lower 16 bits of COLORO are used for the 0 or background color. There is a direct correspondence between the alignment of pixels within the COLORO register and pixels within memory words to be altered. That is, individual pixels within COLORO are used as they align with destination pixels in the destination word.

COLORO is not modified by instruction execution.

## Note:

The example format above is for four bits per pixel.

The following instructions use COLORO as an implied operand.

## Instruction COLORO Contents

PI.: $:-T$ B B L Background pixel color for expanded array
PIXBLT B,XY Background pixel color for expanded array
Example $\underset{\star}{\text { CoLORO. set }}$ B8
MOVI $>00005555$, COLORO ; store uniform pixel value ;in COLORO

Format


Description COLOR1 specifies the replacement color for pixels to be altered at the destination pixel or pixel block for FILL, DRAV and LINE instructions.

For PIXBLT B,L and PIXBLT B,XY instructions, COLOR1 specifies the replacement color for 1 bits in the source array. These two instructions transform binary pixel array information to multiple-plane pixel arrays using color information in COLOR1 and COLORO. There is a direct correspondence between the alignment of pixels within the COLOR1 register and pixels within memory words to be altered. That is, individual pixels within COLOR1 are used as they align with destination pixels in the destination word.

COLOR1 is not modified by instruction execution.

## Note:

The example format above is for four bits per pixel.
The following instructions use COLOR1 as an implied operand.

## Instruction

DRAV RS,RD
FILL L
FILL XY
LINE
PIXBLT B,L
PIXBLT B,XY

## COLOR1 Contents

Pixel color for pixel draw
Pixel color for filled array
Pixel color for filled array
Pixel color for line draw
Foreground pixel color for expanded array
Foreground pixel color for expanded array

Example COLOR1.set B9
MOVI >00003333,COLOR1 ;Store uniform pixel value ;in COLORI

| Format |  |  | 31 | Various Formats |
| :--- | :--- | :---: | :---: | :---: |
| Description | B10-B14 are used as implied operands for the LINE instruction and as <br> temporary registers for PIXBLTs and FILLs. B13 (PATTRN register) is re- <br> served for future LINE draw enhancement. It should be set to $>$ FFFFFFFF <br> before executing the LINE instruction to ensure software compatibility. |  |  |  |

### 5.2 Status Register

The status register (ST) is a special-purpose, 32-bit register that specifies the processor status. The ST also contains several parameters that specify the characteristics of two programmable data types, fields 0 and 1. The ST is initialized to $>00000010$ at reset.

Figure 5-4 illustrates the status register. Table 5-2 lists the functions associated with the status bits. Table $5-3$ describes the encoding of the field size bits in FSO and FS1.

| 31302828272625242322 | 212018 | 18 | 17 | 161514131211 | 10 | 8 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Note: The status register bits marked reserved (bits 12-20, 22-24, and 26-27) are currently unused. When read, a reserved bit returns the last value written to it. At reset, all reserved bits are forced to 0 s .

Figure 5-4. Status Register

Table 5-2. Definition of Bits in Status Register

| Bit No. | Field Name | Function |
| :---: | :---: | :---: |
| 0-4 | FSO | Field Size 0. Length in bits of first memory data field (see Table 5-3 for values). |
| 5 | FE0 | Field Extend 0 . Bit determines whether field from memory is extended with 0 or with the sign bit when loaded into 32 -bit general-purpose register. $\begin{aligned} & \text { FEO }=0-\text { Zero extension } \\ & \text { FEO }=1-\text { Sign extension } \end{aligned}$ |
| 6-10 | FS1 | Field Size 1. Length in bits of second memory data field (see Table 5-3 for values). |
| 11 | FE1 | Field Extend 1. Bit determines whether field from memory is extended with Os or with the sign bit when loaded into 32 -bit general-purpose register. $\begin{aligned} & \text { FE1 }=0-\text { Zero extension } \\ & \text { FE1 }=1-\text { Sign extension } \end{aligned}$ |
| 12-20 | - | Reserved |
| 21 | IE | Interrupt Enable. Master interrupt enable/disable bit. $\text { IE }=0-\text { All maskable interrupts disabled }$ $\text { IE = } 1 \text { - All maskable interrupts enabled }$ |
| 22-24 | - | Reserved |

Table 5-2. Definition of Bits in Status Register (Concluded)

| Bit <br> No. | Field <br> Name | Function |
| :---: | :--- | :--- |
| 25 | PBX | PixB/t Executing. Indicates upon return from an interrupt that the interrupt occurred <br> between instructions or in the middle of a PIXBLT or FILL instruction. <br> $0=$ Indicates interrupt occurred at PIXBLT or FILL instruction boundary <br> $1=$ Indicates interrupt occurred in the middle of a PIXBLT or FILL instruction |
| $26-27$ | - | Reserved |
| 28 | V | Overflow. Set according to instruction execution. |
| 29 | Z | Zero. Set according to instruction execution. |
| 30 | C | Carry. Set according to instruction execution. |
| 31 | N | Negative. Set according to instruction execution. |

Table 5-3. Decoding of Field-Size Bits in Status Register

| Five FS <br> Bits | Field <br> Size $\dagger$ | Five FS <br> Bits | Field <br> Size $\dagger$ | Five FS <br> Bits | Field <br> Size $\dagger$ | Five FS <br> Bits | Field <br> Size $\dagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00001 | 1 | 01001 | 9 | 10001 | 17 | 11001 | 25 |
| 00010 | 2 | 01010 | 10 | 10010 | 18 | 11010 | 26 |
| 00011 | 3 | 01011 | 11 | 10011 | 19 | 11011 | 27 |
| 00100 | 4 | 01100 | 12 | 10100 | 20 | 11100 | 28 |
| 00101 | 5 | 01101 | 13 | 10101 | 21 | 11101 | 29 |
| 00110 | 6 | 01110 | 14 | 10110 | 22 | 11110 | 30 |
| 00111 | 7 | 01111 | 15 | 10111 | 23 | 11111 | 31 |
| 01000 | 8 | 10000 | 16 | 11000 | 24 | $\mathbf{0 0 0 0 0}$ | $\mathbf{3 2}$ |

$\dagger$ In bits

### 5.3 Program Counter

The program counter ( PC ) is a dedicated 32 -bit register that points to the next instruction word to be executed. Instructions are always aligned on even 16 -bit word boundaries, and as shown in Figure $5-5$, the four LSBs of the PC are always Os.


Figure 5-5. Program Counter

An instruction consists of one or more instruction words. The first word contains the opcode for the instruction. Additional words may be required for immediate data or absolute addresses. As each instruction word is fetched, the PC is incremented by 16 to point to the next instruction word. The PC contents are replaced during a branch instruction, subroutine call instruction, return instruction, or interrupt. Instructions may be categorized according to their effect on the PC, as indicated in Table 5-4.

Table 5-4. Instruction Effects on the PC

| Category | Description |
| :--- | :--- |
| Non-branch | The PC is incremented by 16 at the end of the instruction, <br> allowing execution to proceed sequentially to the next in- <br> struction. |
| Absolute Branch <br> (TRAP, CALL, JAcc) | The PC is loaded with an absolute address; the four LSBs <br> of the address are set to 0s. |
| Relative Branch <br> (JRcc, DSJxx) | The signed displacement (8 or 16 bits) is added to the <br> current contents of the PC. The signed displacement is <br> treated as a word displacement; that is, it is shifted left four <br> bit positions before it is added to the PC. |
| Indirect Branch <br> (JUMP, CALL. <br> EXCPC) | The PC is loaded with the register contents. The four LSBs <br> are set to Os. |

### 5.4 Instruction Cache

Most program execution time is spent on repeated execution of a few main procedures or loops. Program execution can be speeded up by placing these often used code segments in a fast memory. The TMS34010 uses a 256-byte instruction cache for this purpose.

Only memory words that are pointed to by the PC can be accessed from the cache. This includes opcodes, immediate operands, and absolute addresses. Instructions and data may reside in the same area of memory; therefore, data could be copied into the instruction cache. However, the processor cannot access data from the cache. All reads and writes of data in memory bypass the cache.

### 5.4.1 Cache Hardware

The instruction cache contains 256 bytes of RAM, used to store up to 128 16 -bit instruction words. Each instruction word in cache is aligned on an even word boundary. Figure 5-6 illustrates cache organization.


Figure 5-6. TMS34010 Instruction Cache

The cache is divided into four 32 -word segments. Each cache segment may contain up to 32 words of a 32 -word segment in memory. This memory segment is a block of 32 contiguous words beginning at an even 32 -word boundary in memory.

Each cache segment is divided into eight subsegments; each subsegment contains four words. Dividing each segment into subsegments reduces the number of word fetches required from memory when fewer than 32 words of a memory segment are used. Each of the four cache segments is associated with a segment start address (SSA) register. Figure $5-7$ shows how an instruction word is partitioned into the components used by the cache control algorithm.


Figure 5-7. Segment Start Address
The 23 bits of the SSA register correspond to the 23 MSBs of the segment's memory address. These 23 MSBs are common to all eight subsegments within a segment. The next three bits (bits 6-8) identify one of the eight subsegments. Bits 4 and 5 identify one of the four words contained in a subsegment. The four LSBs are always Os because instructions are aligned on word boundaries.

### 5.4.2 Cache Replacement Algorithm

When the TMS34010 requests an instruction word from a segment that is not in the cache, the contents of one of the four cache-resident segments must be discarded to make room for the segment that contains the requested word. A modified form of the least-recently-used (LRU) replacement algorithm is used to select the segment to be discarded.

The LRU segment manager (an element of the cache control logic) maintains an LRU stack to track use of the four segments. The LRU stack contains a queue of segment numbers, 0 through 3 . Each time a segment is accessed, its segment number is placed on the top of the stack, pushing the other three segment numbers down by one position. Thus, the number at the top of the LRU stack identifies the most-recently-used segment and the number at the bottom identifies the least-recently-used segment.
When a new segment must be loaded into cache, the least-recently-used segment is discarded. The eight $P$ flags (described in Section 5.4.3) of the selected segment are set to Os, and the segment's SSA register is loaded with the new segment address. After the requested subsegment has been loaded from memory, its $P$ flag is set to 1 , and the requested instruction fetch is allowed to complete.

Following a reset, all $P$ flags in the cache are set to 0 and the four segment numbers in the LRU stack are stored in numerical order (0-3).

### 5.4.3 Cache Operation

When the TMS34010 requests an instruction word, it checks to see if the word is contained in cache. First, it compares the 23 MSBs of the instruction address to the four SSA registers. If a match is found, the processor searches for the appropriate subsegment. A present ( $P$ ) flag, associated with each subsegment, indicates the presence of a particular subsegment within a cache segment. $P=1$ indicates that the requested word is in cache; this is called a cache hit. If there is no match, or if there is a match and $\mathrm{P}=0$, the word is not in cache; this is called a cache miss.

## - Cache Hit

The cache contains the requested instruction word. The processor performs the following actions:

1) A short access cycle reads the instruction word from cache.
2) The segment number is moved to the top of the LRU stack, pushing the other three segment numbers toward the bottom of the stack.

- Cache Miss

The cache does not contain the instruction word. There are two types of cache miss - subsegment miss and segment miss.

Subsegment Miss. The 23 MSBs of the instruction word address match one of the four SSA registers' 23 MSBs ; that is, the appropriate segment is in the cache. However, the P flag for the requested subsegment is not set. The processor performs the following actions:

1) The four-word subsegment containing the requested instruction word is read from local memory into the cache.
2) The segment number is moved to the top of the LRU stack, pushing the other three segment numbers toward the bottom of the stack.
3) The subsegment's $P$ flag is set.
4) The instruction word is read from the cache.

Segment Miss. The instruction word address does not match any of the SSA registers. The processor performs the following actions:

1) The least-recently-used segment is selected for replacement; the $P$ flags of all eight subsegments are cleared.
2) The SSA register for the selected segment is loaded with the 23 MSBs of the address of the requested instruction word.
3) The four-word subsegment in memory that contains the requested instruction word is read into the cache. It is placed in the appropriate subsegment of the least-recently-used segment. The subsegment's $P$ flag is set to 1.
4) The LRU stack is adjusted by moving the number of the new segment from the bottom (indicating that it is least recently used) to the top (indicating that it is most recently used). This pushes the other three segment numbers in the stack down one position.
5) The instruction word is read from the cache.

### 5.4.4 Self-Modifying Code

Avoid using self-modifying code; it can cause unpredictable results. When a program modifies its own instructions, only the copy of the instruction that resides in external memory is affected. Copies of the instructions that reside in cache are not modified, and the internal control logic does not attempt to detect this situation.

### 5.4.5 Flushing the Cache

Flushing the cache sets it to an initial state which is identical to the state of the cache following reset. The cache is empty and all 32 P flags are set to 0 .

The cache is flushed by setting the CF (cache flush) bit in the HSTCTL register to 1 . The CF bit retains the last value loaded until a new value is loaded or until the GSP is reset. The contents of the cache remain flushed as long as the CF bit is set to 1 . All instruction fetches bypass the cache and are accessed directly from memory.

Unless the cache is disabled, normal cache operation will resume when the CF bit is set to 0 .

One use for flushing the cache is to facilitate downloading new code from a host processor to GSP local memory. The host typically halts the GSP during downloading by writing a 1 to the HLT bit in the HSTCTL register. Before allowing the GSP to execute downloaded code, the host should flush the cache as described in Section 5.4.5.

### 5.4.6 Cache Disable

Disabling the cache facilitates program debugging and emulation. The cache is disabled by setting the CD (cache disable) bit in the CONTROL register to 1. While disabled, the cache is bypassed and all instructions are fetched from external memory.
$C D=1$ has the same effect as $C F=1$ with one exception. While $C D=1$ and $C F=0$, data already in the cache are protected from change. When the CD bit is set back to 0 , the state of the cache prior to setting the CD bit to 1 is restored. The instructions in the cache are once again available for execution. If the contents of the cache become invalid while $C D=1$, they can be flushed by setting CF to 1.

The CD bit can be manipulated to preserve code in the cache for faster execution in some time-critical applications. For example, if an inner loop just exceeds 256 bytes, most of the loop, but not all of it, can fit in the cache. During execution of the few instructions that are not in the cache, the CD bit can be set to 1 to prevent the code in the cache from being replaced. In this instance, the loop's execution speed is improved by eliminating the thrashing of cache contents. Use this technique carefully; in some cases, it can negatively affect execution speed.

### 5.4.7 Performance with Cache Enabled versus Cache Disabled

When the instruction cache is disabled, instruction words are fetched from external memory. Assuming no wait states are necessary, each instruction fetch from external memory adds 3 machine cycles to the access time. This is considerably slower than a program which uses the cache efficiently (when each word in cache is used several times before it is replaced).

An inefficient use of cache occurs when words in cache are used only once before replacement. This produces a cache miss every fourth word. With the cache enabled, the time penalty due to cache misses in this case is 2.25 ma chine states per instruction, calculated as follows:

- Eight machine cycles are required to load four words into cache from memory
- An additional machine state is required to process the instruction
- Dividing the total of nine machine states by four instructions yields an average of 2.25 machine states per instruction

Performance using the cache is nearly always better than performance with the cache disabled. The only exception occurs when the code contains so many jumps that only a portion of each subsegment is executed before control is transferred to another subsegment.

### 5.5 Internal Parallelism

Figure 5-8 illustrates the internal data paths associated with TMS34010 processor functions. The TMS34010 has a single, logical memory space for storage of both data and instructions. However, internal parallelism provides the GSP with the benefits found in architectures which contain separate data and instruction storage. The ability to fetch instructions from cache in parallel with data accesses from memory greatly enhances execution speed. Hardware parallelism allows the following three storage areas to be accessed simultaneously:

- Instruction cache
- Dual-ported, general-purpose register files $A$ and $B$
- External memory


Figure 5-8. Internal Data Paths

Each storage area can also be accessed independently of the other two. This allows the GSP to perform the following actions in parallel during each pair of machine states:

- One external memory cycle
- Two instruction fetches from cache
- Four reads and two writes to the general-purpose register files

The need to schedule conflicting internal operations can limit the GSP's ability to perform these actions in parallel. For example, an instruction which requires the memory controller to perform a read must complete before the next instruction can be executed.

Figure 5-9 illustrates an example of internal parallelism. Figure 5-9 a shows three activities occurring in parallel:

- Instructions are fetched from cache.
- Instructions are executed through the general-purpose registers and the ALU.
- The local memory interface controller performs memory accesses.

Figure 5-9 a represents execution of the code in Figure 5-9 b, which is the inner loop of a graphics routine. The memory controller accesses pixels while the ALU fetches instructions from cache. The memory controller completes a write cycle while execution begins on the next instruction.
(a)

Figure 5-9. Parallel Operation of Cache, Execution Unit, and Memory Interface

