TMS34010 User's Guide

Graphics Products



SPVU001

TMS34010 User's Guide



•

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1986, Texas Instruments Incorporated

Contents

Section

| 1 1.1 1.2 1.3 1.4 1.4.1 1.4.2 1.5 1.6 | Introduction TMS34010 Overview Key Features Typical Applications Architectural Overview Other Special Processing Hardware TMS34010 Block Diagram Manual Organization References and Suggested Reading | 1-1 1-2 1-3 1-4 1-5 1-5 1-6 1-8 1-10 |
|--|--|--|
| 2 2.1 2.2 2.3 2.4 2.5 2.6 | Pin Functions Pinout and Pin Descriptions Host Interface Bus Signals Local Memory Interface Signals Video Timing Signals Hold and Emulator Interface Signals Power, Ground, and Reset Signals | 2-1 2-2 2-5 2-7 2-9 2-10 2-11 |
| 3 3.1 3.2 3.3 3.3.1 3.3.2 | Memory Organization Memory Addressing Memory Map Stacks System Stack Auxiliary Stacks | 3-1 3-2 3-4 3-6 3-6 3-10 |
| 4 4.1 4.2 4.2.1 4.2.2 4.2.3 4.3 4.3 4.3.1 4.4 | Hardware-Supported Data Structures Fields Pixels Pixels on the Screen Display Pitch XY Addressing XY-to-Linear Conversion Pixel Arrays | 4-1 4-2 4-6 4-7 4-10 4 -11 4-11 4-14 |
| 5 5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.3 5.4 5.4 5.4.1 5.4.2 5.4.3 | CPU Registers and Instruction Cache General-Purpose Registers Register File A Stack Pointer Implied Graphics Operands Status Register Program Counter Instruction Cache Cache Hardware Cache Replacement Algorithm Cache Operation | 5-1 5-2 5-3 5-4 5-20 5-23 5-23 5-23 5-23 5-23 5-24 5-25 |

| 5.4.4 5.4.5 5.4.6 5.4.7 5.5 | Self-Modifying Code 5 Flushing the Cache 5 Cache Disable 5 Performance with Cache Enabled versus Cache Disabled 5 Internal Parallelism 5 | -26 -26 -26 -27 -28 |
|---|---|---------------------------------|
| 6 6.1 6.2 | I/O Registers I/O Register Addressing | -1 -2 -3 |
| 6.3 | I/O Registers Summary | j-4 |
| 6.3.1 | Host Interface Registers | -6 |
| 6.3.2 | Local Memory Interface Registers | i-7 |
| 6.3.3 | Interrupt Interface Registers | -7 |
| 6.3.4 | Video Timing and Screen Refresh Registers | i-8 |
| 6.4 | Alphabetical Listing of I/O Registers | -8 |
| 7 | Graphics Operations 7 | '-1 |
| 7.1 | Graphics Operations Overview | -2 |
| 7.2 | Pixel Block Transfers | -4 |
| 7.2.1 | Color-Expand Operation | -5 |
| 7.2.2 | Starting Corner Selection | -/ |
| 7.2.3 | Interrupting PixBits and Fills | -9 |
| 7.3 | Pixel Transfers | -10 |
| 7.4 | Incremental Algorithm Support | -10 |
| 7.5 | Iransparency | - |
| 7.6 | Plane Masking | -12 |
| 7.7 | Peoloon Processing Examples | -10 |
| 7.0 | Peologo Doctination with Source | 12 |
| 7.0.1 | Logical OB of Source with Destination | 18 |
| 7.0.2 | Logical AND of NOT Source with Destination | 18 |
| 781 | Exclusive OB of Source with Destination | 1.18 |
| 79 | Multiple-Bit Pixel Operations | 1.19 |
| 7.9.1 | Examples of Boolean Operations | -19 |
| 792 | Operations On Pixel Intensity | 1-22 |
| 7 10 | Window Checking | -25 |
| 7 10 1 | 1 W=1 Mode - Window Hit Detection | ·-26 |
| 7102 | 2 W=2 Mode - Window Miss Detection | -27 |
| 7.10.3 | 3 W=3 Mode - Window Clipping | -27 |
| 7.10.4 | 4 Specifying Window Limits | -28 |
| 7.10.5 | 5 Window Violation Interrupt | -29 |
| 7.10.6 | 6 Line Clipping | -29 |
| 0 | Interrupte Trene and React | • 1 |
| 0 0 1 | Interrupts, Traps, and Reserve | 2 |
| 0.1 | | 22 |
| 0.2 | | ε_Λ |
| 0.0 Q /I | Interrupt Processing | 5 |
| 0. 4 g/11 | Interrupt Flobessing | -6 |
| 85 | Trane 8 | -8 |
| 8.6 | Illegal Opcode Interrupts | -8 |
| 87 | Reset 8 | -9 |
| 871 | Asserting Reset | -9 |
| 8.7.2 | Suspension of DRAM-Refresh Cycles During Reset | 3-10 |

| 8.7.3 8.7.4 | Initial State Following Reset | 8-10 8-11 |
|---|---|--|
| 9 9.1 9.2 9.3 9.5 9.5.1 9.5 9.5.1 9.6 9.7 9.8 9.8.2 9.9.2 9.9.1 9.9.2 | Screen Refresh and Video Timing Video Timing Signals Screen Sizes Video Timing Registers Horizontal Video Timing Vertical Video Timing Noninterlaced Video Timing Display Interrupt Dot Rate External Sync Mode A Two-GSP System External Interlaced Video Video RAM Control Screen Refresh Video Memory Bulk Initialization | 9-1 9-2 9-3 9-4 9-6 9-8 9-14 9-15 9-16 9-16 9-18 9-19 9-19 9-27 |
| 10 10.1 10.2 10.3 10.3.2 10.3.2 10.3.2 10.3.4 10.4 10.5 | Host Interface Bus Host Interface Bus Pins Host Interface Registers Host Register Reads and Writes 1 Functional Timing Examples 2 Ready Signal to Host 3 Indirect Accesses of Local Memory 4 Halt Latency 5 Accommodating Host Byte-Addressing Conventions Bandwidth | 10-1 10-2 10-2 10-4 10-5 10-8 10-11 10-19 10-21 10-22 10-23 |
| 11 11.1 11.2 11.3 11.4 11.4 11.4 11.4 11.4 11.4 11.4 | Local Memory Interface Pins Local Memory Interface Pins Local Memory Interface Registers Memory Bus Request Priorities Local Memory Interface Timing 1 Local Memory Write Cycle Timing 2 Local Memory Read Cycle Timing 3 Local Shift-Register-to-Memory Cycle Timing 4 Local Memory To-Shift-Register Cycle Timing 5 Local Memory RAS-Only DRAM Refresh Cycle Timing 6 Local Memory Internal Cycles 7 Local Memory Internal Cycles 8 I/O Register Access Cycles 9 Read-Modify-Write Operations 10 Local Memory Wait States 11 Hold Interface Timing 12 Local Bus Timing Following Reset Addressing Mechanisms Memory Organization and Bank Selecting 3 Dynamic RAM Refresh Addresses 4 An Example – Memory Organization and Decoding | 11-1 11-2 11-3 11-4 11-5 11-7 11-8 11-7 11-8 11-10 11-10 11-11 11-12 11-13 11-14 11-15 11-16 11-18 11-22 11-23 11-24 11-25 11-25 11-27 |

| 12 | The TMS34010 Instruction Set | 12-1 |
|--------|---|-------|
| 12.1 | Symbols and Abbreviations | 12-2 |
| 12.2 | Addressing Modes | 12-3 |
| 12.2.1 | Immediate Addressing | 12-3 |
| 12.2.2 | Indirect XY | 12-3 |
| 12.2.3 | B Absolute Addressing | 12-4 |
| 12.2.4 | Register Direct | 12-4 |
| 12.2.5 | Register Indirect | 12-5 |
| 12.2.6 | Register Indirect with Displacement | 12-6 |
| 12.2.7 | Register Indirect with Predecrement | 12-6 |
| 1228 | Register Indirect with Postincrement | 12-7 |
| 12.3 | Nove Instructions Summary | 12-8 |
| 1231 | Register to Begister Moves | 12-8 |
| 1232 | Constant-to-Register Movos | 12.8 |
| 12.0.2 | V and V Degister Moves | 12-0 |
| 12.0.0 | Multiple Degister Moves | 12-0 |
| 12.0.4 | | 123 |
| 12.3.0 | | 12-9 |
| 12.3.0 | | 12-10 |
| 12.4 | PIXBLI Instructions Summary | 12-14 |
| 12.5 | PIXT Instructions Summary | 12-14 |
| | | |
| 13 | Instruction Timings | 13-1 |
| 13.1 | General Instructions | 13-2 |
| 13.1.1 | Best Case Timing - Considering Hidden States | 13-2 |
| 1312 | Other Effects on Instruction Timing | 13-3 |
| 132 | MOVE and MOVE Instructions | 13-4 |
| 1321 | Move Retwoon Registers and Memory | 13.5 |
| 13.2.1 | Moves between negisters and memory | 13-5 |
| 12.2.2 | | 120 |
| 10.2.0 | | 13-0 |
| 13.3 | | 13-9 |
| 13.3.1 | FILL Setup Time | 13-9 |
| 13.3.2 | FILL Transfer Liming | 13-10 |
| 13.3.3 | FILL Timing Examples | 13-13 |
| 13.3.4 | Interrupt Effects on FILL Timing | 13-15 |
| 13.4 | PIXBLT Instructions | 13-16 |
| 13.4.1 | PIXBLT Setup Time | 13-16 |
| 13.4.2 | PIXBLT Transfer Timing | 13-18 |
| 13.4.3 | B PIXBLT Timing Examples | 13-23 |
| 13.4.4 | The Effect of Interrupts on PIXBLT Instructions | 13-25 |
| 13.5 | PIXBLT Expand Instructions | 13-26 |
| 13.5.1 | PIXBLT Setup Time | 13-26 |
| 1352 | PIXBLT Transfer Timing | 13-27 |
| 13 5.3 | PIXBLT Timing Examples | 13-31 |
| 1354 | The Effect of Interrupts | 13-33 |
| 136 | The LINE Instruction | 13.34 |
| 1361 | | 13-34 |
| 1261 | LINE Transfer Timing | 12.24 |
| 1263 | LINE Hallole Hilling | 12 25 |
| 10.0.0 | Chine mining Example | 12 20 |
| 13.0.4 | | 13-30 |
| | | |
| Α | TMS34010 Data Sheet | A-1 |
| В | Emulation Guidelines for Prototyping | B-1 |
| С | Software Compatibility with Future GSPs | C-1 |
| E | Glossary | E-1 |

Illustrations

Figure

| 1-1. | System Block Diagram | 1-5 |
|---------------|---|------------------|
| 1-2. | Internal Architecture Block Diagram | 1-6 |
| 2-1. | TMS34010 Pinout (Top View) | 2-2 |
| 2-2 | TMS34010 Major Interfaces | $\frac{1}{2}$ -3 |
| 3_1 | Logical Memory Address Space | 2.2 |
| 3_2 | Physical Memory Addressing | 3.2 |
| J-Z. 2 2 | TMS24010 Momery Map | 2 4 |
| 5-5. 5 1 | | 07 |
| 3-4. 0 E | | 3-1 |
| 3-5. | | 3-8 |
| 3-0. | Auxiliary Stack Grows toward Lower Addresses | 3-10 |
| 3-7. | Auxiliary Stack Grows toward Higher Addresses | 3-11 |
| 4-1. | Field Storage in External Memory | 4-2 |
| 4-2. | Field Alignment in Memory | 4-3 |
| 4-3. | Field Insertion | 4-5 |
| 4-4. | Pixel Storage in External Memory | 4-7 |
| 4-5. | Mapping of Pixels to Monitor Screen | 4-7 |
| 4-6. | Configurable Screen Origin | 4-8 |
| 4-7. | Display Memory Dimensions | 4-9 |
| 4-8 | Display Memory Coordinates | 4-9 |
| 4-9 | Pivel Addressing in Terms of XY Coordinates | 4.11 |
| 4 0. | Concetenation of XV Coordinates in Address | 1-12 |
| 4-10. / 11 | Conversion from VV Coordinates to Memory Address | 1 12 |
| 4 10 | | 4-13 |
| 4-12. | | 4-14 |
| 5-1. | | 5-2 |
| 5-2. | Register File B | 5-3 |
| 5-3. | Stack Pointer Register | 5-4 |
| 5-4. | Status Register | 5-20 |
| 5-5. | Program Counter | 5-22 |
| 5-6. | TMS34010 Instruction Cache | 5-23 |
| 5-7. | Segment Start Address | 5-24 |
| 5- 8 . | Internal Data Paths | 5-28 |
| 5-9. | Parallel Operation of Cache, Execution Unit, and Memory Interface | 5-29 |
| 6-1. | /O Begister Memory Map | 6-2 |
| 7-1 | Color-Expand Operation | 7-6 |
| 7-2 | Starting Corner Selection | 7.7 |
| 7-3 | Transparency | 7-11 |
| 7.4 | Read Cycle With Plane Macking | 7.12 |
| 7 E | Write Cycle With Flane Masking | 7 1 4 |
| 7-0. | Whe Cycle With Hanspatency and Flane Masking | 7-14 |
| 7-0. | Framples of Operations interaction | 7-10 |
| 7-7. | Examples of Operations on Single-Bit Pixels | 7-17 |
| 7-8. | Examples of Boolean Operations | 7-19 |
| /-9. | Examples of Operations on Pixel Intensity | 1-22 |
| /-10. | Specifying Window Limits | 7-28 |
| 7-11. | Outcodes for Line Endpoints | 7-30 |
| 7-12. | Midpoint Subdivision Method | 7-31 |
| 8-1. | Vector Address Map | 8-2 |
| 9-1. | Horizontal and Vertical Timing Relationship | 9-5 |
| 9 -2. | Horizontal Timing | 9-6 |
| 9-3. | Horizontal Timing Logic - Equivalent Circuit | 9-7 |
| | | |

| 9-4. | Example of Horizontal Signal Generation | 9-7 |
|----------------|--|----------------|
| 9-5. | Vertical Timing for Noninterlaced Display | 9-8 |
| 9-6. | Vertical Timing Logic - Equivalent Circuit | 9-9 |
| 9-7. | Electron Beam Pattern for Noninterlaced Video | 9-9 |
| 9-8. | Noninterlaced Video Timing Waveform Example | 9-10 |
| 9-9. | Electron Beam Pattern for Interlaced Video | 9-11 |
| 9-10. | Interlaced Video Timing Waveform Example | 9-13 |
| 9-11. | External Sync Timing – Two GSP Chips | 9-17 |
| 9-12. | Screen-Refresh Address Registers | 9-20 |
| 9-13. | Logical Pixel Address | 9-22 |
| 9-14. | Screen-Refresh Address Generation | 9-23 |
| 10-1. | Equivalent Circuit of Host Interface Control Signals | 10-4 |
| 10-2. | Host 8-Bit Write with HCS Used as Strobe | 10-5 |
| 10-3. | Host 8-Bit Read with HCS Used as Strobe | 10-6 |
| 10-4. | Host 16-Bit Read with HREAD Used as Strobe | 10-6 |
| 10-5. | Host 16-Bit Write with HWRITE Used as Strobe | 10-7 |
| 10-6. | Host 16-Bit Write with HLDS, HUDS Used as Strobes | 10-7 |
| 10-7. | Host 16-Bit Read with HLDS, HUDS Used as Strobes | 10-8 |
| 10-8. | Host Interface Timing - Write Cycle With Wait | 10-10 |
| 10-9. | Host Interface Timing - Read Cycle With Wait | 10-10 |
| 10-10. | Host Indirect Read from Local Memory (INCR=1) | 10-13 |
| 10-11. | Host Indirect Write to Local Memory (INCW=1) | 10-15 |
| 10-12. | Indirect Write Followed by Two Indirect Reads (INCW=1, INCR=0) | 10-16 |
| 10-13. | Calculation of Worst-Case Host Interface Delay | 10-23 |
| 11-1. | Triple Multiplexing of Addresses and Data | 11-5 |
| 11-2. | Row and Column Address Phases of Memory Cycle | 11-6 |
| 11-3. | Local Bus Write Cycle Timing | 11-7 |
| 11-4. | Local Bus Read Cycle Timing | 11-8 |
| 11-5. | Local Bus Shift Register to Memory Cycle Timing | 11-9 |
| 11-6. | Local Bus Memory to Shift Register Cycle Timing | 11-10 |
| 11-7. | Local Bus RAS-Only DRAM-Refresh Cycle Timing | 11-11 |
| 11-8. | Local Bus CAS-Before-RAS DRAM-Refresh Cycle Timing | 11-12 |
| 11-9. | Local Bus Internal Cycles Back to Back | 11-13 |
| 11-10. | I/O Register Read Cycle Timing | 11-14 |
| 11-11. | I/O Register Write Cycle Timing | 11-15 |
| 11-12. | Local Bus Read Cycle with One Wait State | 11-16 |
| 11-13. | Local Bus Write Cycle with One Wait State | 11-17 |
| 11-14. | Local Bus Shift-Register-to-Memory Cycle with One Wait State | 11-18 |
| 11-15. | TMS34010 Releases Control of Local Bus | 11-19 |
| 11-16. | TMS34010 Resumes Control of Local Bus | 11-20 |
| 11-17. | Local Bus Timing Following Reset | 11-22 |
| 11-18. | External Address Format | 11-23 |
| 11-19. | Row Address for DRAM-Refresh Cycle | 11-26 |
| 11-20. | Address Decode for Example System | 11-27 |
| 11-21. | Display Memory Dimensions for the Example | 11-28 |
| 12-1. | Immediate Addressing Mode | 12-3 |
| 12-2. | Absolute Addressing Mode | 12-4 |
| 12-3. | Register Direct Addressing Mode | 12-5 |
| 12-4. | Register Indirect Addressing Mode | 12-5 |
| 1 2 -5. | Register Indirect with Displacement Addressing Mode | 12-6 |
| 12-6. | Register Indirect with Predecrement Addressing Mode | 12-7 |
| 12-7. | Register Indirect with Postincrement Addressing Mode | 12-7 |
| 12-8. | Register-to-Memory Moves | 1 2 -11 |
| 12-9. | Memory-to-Register Moves | 12-1 2 |
| 12-10. | Memory-to-Memory Moves | 12-13 |
| 12-11. | LINE Examples | 12-93 |
| | | |

| 13-1. | Field Alignments in Memory | | | | | ••• | • • | • | | ••• | • • | • | • • | • • | ٠ | • • | • | • • | • | • • | • • | 13-4 |
|--------|-----------------------------------|------|---|-----|---|-----|-----|---|-----|-----|---------|---|-----|-----|-----|-----|---|-----|---|-----|-----|-------|
| 13-2. | MOVE Timing Example | | | | | | | | | | | | | | | | | | | • • | | 13-8 |
| 13-3. | Pixel Block Alignment in X | | | | | | | | | | | | | | | | | | | | | 13-10 |
| 13-4. | Pixel Block Alignments | | | | | | | | | | | | | | | | | | | • | | 13-11 |
| 13-5. | FILL XY Timing Example | | | | | | | | | | | | | | | | | | | | | 13-14 |
| 13-6. | Pixel Block Alignment in X | | | | | | | | | | | | | | | | • | | | • | | 13-19 |
| 13-7. | Pixel Block Alignments | | | | | | | | | | | | | | | | | | | • | | 13-20 |
| 13-8. | Source to Destination Alignme | ente | S | | | | | | | | | | | | | | | | | | | 13-21 |
| 13-9. | PIXBLT XY, L Timing Example | | | | | | | | | | | | | | | | | | | | | 13-24 |
| 13-10. | Pixel Block Alignment in X | | | | | | | | | | | | | | | | | | | | | 13-28 |
| 13-11. | Pixel Block Row Alignments | | | | | | | | • • | | | | | | | | | | | • | ••• | 13-28 |
| 13-12. | PIXBLT B,XY Timing Example | | - | | | | | | | | • • | | | | | | | | | | | 13-32 |
| 13-13. | LINE Timing Example | | | | | | | | | | | | | | | | | | | | | 13-35 |
| B-1. | Grounding the XDS Target Ca | ble | A | sse | m | bly | | | | • • | • • | | | | • • | | | | | | | B-4 |
| | | | | | | | | | | | | | | | | | | | | | | |

Tables

Table

. . .

| 1-1. | Typical Applications of the TMS34010 | 1-4 |
|--------------------------|--|---------------|
| 2-1. | Pin Descriptions | 2-4 |
| 2-2. | Host Interface Signals | 2-5 |
| 2-3. | Local Bus Interface Signals | 2-7 |
| 2-4. | Video Timing Signals | 2-9 |
| 2-5. | Hold and Emulator Interface Signals | 2-10 |
| 2-6 | Power, Ground, and Reset Signals | 2-11 |
| 5-1 | B-File Registers Summary | 5-5 |
| 5.2 | Definition of Rits in Status Register | 5,20 |
| 5.3 | Decoding of Field-Size Bits in Status Begister | 5-21 |
| 5-3. F 1 | Instruction Effects on the BC | 5 22 |
| 6-1 | | 6-4 |
| 7.1 | Boolean Pixel Processing Ontions | 7.16 |
| 7.2 | Arithmetic (or Color) Pixel Processing Ontions | 7-16 |
| 8-1 | Interrunt Priorities | 8.2 |
| 8.2 | External Interrupt Vectors | 8-3 |
| 0-2. 8-3 | Interrupts Associated with Internal Events | 8-4 |
| 0-0. 8-4 | Six Sources of Interrupt Delay | 87 |
| 0° т . 9 Б | Sample Instruction Completion Times | 97 97 |
| 0-0. | | 0-7 |
| 0-0, | State of Dipp During a Depart | 0-0 |
| 0-7. | Programming GSP #2 For External Suna Mode | 0-10 |
| ອ~1. ດ່າ | Programming GSF #2 FOF External Sync would | 37-17 0.26 |
| 9-2. 10 1 | Screen-neiresn Latency | 30.20 |
| 10-1. | | 10-3 |
| 10-2. | Second Instruction Completion Times | 10-20 |
| 10-3. | Sample Instruction Completion Times | 10-20 |
| 10-4. | | 10-22 |
| 11-1. | Priorities for Memory Lycle Requests | 11-4 |
| 12-1. | IMS34010 Instruction Set Symbol and Abbreviation Definitions | 12-2 |
| 12-2. | Summary of Move Instructions | 12-8 |
| 12-3. | MOVB Addressing Modes | 12-9 |
| 12-4. | Field Move Addressing Modes | 12-10 |
| 12-5. | PIXBLI Instruction Summary | 12-14 |
| 12-6. | PIXT Addressing Modes | 12-14 |

Page

| 12-7. | TMS34010 Instruction Set Summary | 12-15 |
|--------|--|----------------|
| 13-1. | MOVE and MOVB Memory-to-Register Timings | 13-5 |
| 13-2. | MOVE and MOVB Register-to-Memory Timings | 13-6 |
| 13-3. | Alignment Indices for Memory-to-Memory Moves | 13-6 |
| 13-4. | MOVE Memory-to-Memory Timings | 13-7 |
| 13-5. | FILL Setup Time | 13-9 |
| 13-6. | FILL Transfer Timing [†] | 13-10 |
| 13-7. | Timing Values per Word for Graphics Operations (G) | 13-12 |
| 13-8. | PIXBLT Setup Time | 13-16 |
| 13-9. | PIXBLT Transfer Timing [†] | 13 -18 |
| 13-10. | Timing Values per Word for Graphics Operations (G) | 13-22 |
| 13-11. | PIXBLT Expand Setup Time | 13-26 |
| 13-12. | PIXBLT Expand Transfer Timing [†] | 13-27 |
| 13-13. | Timing Values per Word for Graphics Operations (G) | 13-30 |
| 13-14. | LINE Transfer Timing | 1 3 -34 |
| 13-15. | Per-Word Timing Values for Pixel Processing (P) | 1 3 -35 |
| | | |