General Information

Data Sheets





1

2

Mechanical Data



N PACKAGE

D3198, JANUARY 1989

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Technology
- Easy Microprocessor Interface
- **On-Chip Data Latches**
- Digital Inputs are TTL-Compatible with 10.8-V to 15.75-V Power Supply
- Monotonic Over the Entire A/D Conversion Range
- Designed to be Interchangeable with Analog **Devices AD7628**
- Fast Control Signaling for Digital Signal **Processor Applications Including Interface** with TMS320

KEY PERFORMANCE SPECIFICA	TIONS
Resolution	8 bits
Linearity Error	1/2 LSB
Power Dissipation at VDD = 15 V	15 mW
Settling Time at VDD = 5 V	100 ns
Propagation Delay at VDD = 5 V	80 ns

#### description

The AD7628 is a dual 8-bit digital-to-analog converter designed with separate on-chip data latches and featuring excellent DAC-to-DAC matching. Data is transferred to either of the two DAC data latches via a common 8-bit input port. Control input DACA/DACB determines which DAC is loaded. The "load" cycle of the



AD7628 is similar to the "write" cycle of a random-access memory, allowing easy interface to most popular microprocessor busses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.

The AD7628 operates from a 10.8-V to 15.75-V power supply and is TTL-compatible over this range. Power dissipation is less than 15 mW. Excellent 2- or 4-quadrant multiplying makes the AD7628 a sound choice for many microprocessor-controlled gain-setting and signal-control applications.

The AD7628B is characterized for operation from ~25 °C to 85 °C. The AD7628K is characterized for operation from 0°C to 70°C.

#### AVAILABLE OPTIONS

SYMBOL	IZATION	OPERATING
DEVICE	PACKAGE SUFFIX	TEMPERATURE RANGE
AD7628B	FN, N	- 25 °C to 85 °C
AD7628K FN, N		0°C to 70°C

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

**PRODUCT PREVIEW** information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



#### functional block diagram





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (to AGND or DGND)
Voltage between AGND and DGND ±Vpp
Input voltage, VI (to DGND)
Reference voltage, V <sub>refA</sub> or V <sub>refB</sub> (to AGND) ±25 \
Feedback voltage, VRFBA or VRFBB (to AGND) ±25 \
Output voltage, VOA or VOB (to AGND) ±25 V
Peak input current
Operating free-air temperature range: AD7628B 25°C to 85°C
AD7628K
Storage temperature range
Case temperature for 10 seconds: FN package 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260°C

#### recommended operating conditions

		MIN NO	M MAX	UNIT
Supply voltage, VDD	10.8	15.75	V	
Reference voltage, VrefA or VrefB		± 1	0	V
High-level input voltage, VIH		2.4		v
Low-level input voltage, VIL			0.8	V
CS setup time, tsu(CS)		50		ns
CS hold time, th(CS)		0		ns
DAC select setup time, tsu(DAC)	50		ns	
DAC select hold time, th(DAC)	10		ns	
Data bus input setup time tsu(D)	25		ns	
Data bus input . time th(D)	0		ns	
Pulse duration, ow, tw(WR)	50		ns	
Operating free-air temperature, T <sub>A</sub>	AD7628B	- 25	85	
	AD7628K	0	70	



# electrical characteristics over recommended ranges of operating free-air temperature and $V_{DD}$ , $V_{refA} = V_{refB} = 10 V$ , $V_{OA}$ and $V_{OB}$ at 0 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	;	MIN MAX	UNIT
1	Utab laval innut average			Full Range	10	
чH	High-level input current		$v_{I} = v_{DD}$	25 °C	1	<b>μ</b> Α
1				Full e	- 10	
۹L	Low-level input current		VI = 0	2	- 1	<sup>#^</sup>
	Reference input impedar (Pin 15 to GND)	nce			8 15	kΩ
			DAC data latch loaded with	Full Range	± 200	
	Output leakage current	OUTA	00000000, $V_{refA} = \pm 10 V$	25 °C	± 50	
lkg		0.000	DAC data latch loaded with	Full Range	± 200	
		UUIB	00000000, $V_{refB} = \pm 10 V$	25 °C	± 50	
	Input resistance match (REFA to REFB)				±1%	
	DC supply sensitivity			Full Range	0.02	N/ 10/
	∆gain/∆V <sub>DD</sub>		70D = 72%	25°C	0.01	90190
		Quiescent	DBO-DB7 at VIHmin or VILmax		1	
IDD	Supply current	Charles		Full Range	0.5	mA
		Standby	DBO-DB7 at 0 V or VDD	25°C	0.1	
		DB0-DB7			10	
C;	Input capacitance	WR, CS,	$V_1 = 0 \text{ or } V_{DD}$			pF
		DACA/DACE			15	
	Output capacitance		DAC Data latches loaded with 00000000		25	1-5
Co	(OUTA, OUTB)		DAC Data latches loaded with 111111	DAC Data latches loaded with 11111111		_ p⊢



operating characteristics over recommended ranges of operating free-air temperature and  $V_{DD}$ ,  $V_{refA} = V_{refB} = 10 V$ ,  $V_{OA}$  and  $V_{OB}$  at 0 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN TYP MAX	UNIT	
Linearity error				± 1/2	LSB	
Setting time (to 1/2	2 LSB)	See Note 1		100	ns	
		See Note 2 Full Range 25°C		±3	LSB	
Gain error	±2					
	REFA to OUTA	Car Nam 2	Full Range	- 65		
AL reeathrough	REFB to OUTB	See Note 3	25 °C	- 70	ab .	
Temperature coefficient of gain				0.0035	%FSR/°C	
Propagation delay (from digital input to 90% of final analog output current)		See Note 4		80	ns	
Channel-to-channel	REFA to OUTB	See Note 5	25°C	80	10	
isolation	REFB to OUTA	See Note 6	25 °C	80		
Digital-to-analog glitch impulse area		Measured for code transition from 00000000 to 11111111, T <sub>A</sub> = 25 °C		440	nV•s	
Digital crosstalk gli	intal crosstalk glitch impulse area Measured for code transition from 000000000 to 11111111, $T_A = 25^{\circ}C$			60	nV•5	
Harmonic distortion		$V_{i} = 6 V, f = 1 \text{ kHz}, T_{A} = 25 \text{ °C}$		- 85	dB	

NOTES: 1. OUTA, OUTB load = 100  $\Omega$ , C<sub>ext</sub> = 13 pF;  $\overline{WR}$  and  $\overline{CS}$  at 0 V; DB0-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

 Gain error is measured using an internal feedback resistor. Nominal Full Scale Range (FSR) = V<sub>ref</sub> - 1 LSB. Both DAC latches are loaded with 111111111.

3. Vref = 20 V peak-to-peak, 10-kHz sine wave.

4. V<sub>refA</sub> = V<sub>refB</sub> = 10 V; OUTA/OUTB load = 100 Ω, C<sub>ext</sub> = 13 pF; WR and CS at 0 V; DB0-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

5.  $V_{refA} = 20 V \text{ peak-to-peak}$ , 10-kHz sine wave;  $V_{refB} = 0$ .

6.  $V_{refB} = 20 V \text{ peak-to-peak}$ , 10-kHz sine wave;  $V_{refA} = 0$ .

#### principles of operation

The AD7628 contains two identical 8-bit multiplying D/A converters, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground pin 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current ( $I_{lkg}$ ) flows across internal junctions, and as with most semiconductor devices, doubles every 10 °C. C<sub>0</sub> is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of C<sub>0</sub> is 25 pF to 60 pF maximum. The equivalent output resistance r<sub>0</sub> varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

Interfacing the AD7628 to a microprocessor is accomplished via the data bus,  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{DACA}/DACB$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the AD7628 analog output, specified by the  $\overline{DACA}/DACB$  control line, responds to the activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0-DB7 inputs is latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled, regardless of the state of the  $\overline{WR}$  signal.

The digital inputs of the AD7628 provide TTL compatibility when operated from a supply voltage of 10.8 V to 15.75 V. Power dissipation is a low 10 mW within this range.









FIGURE 2. AD7628 EQUIVALENT CIRCUIT, DACA LATCH LOADED WITH 11111111.

#### MODE SELECTION TABLE

DACA: DACB	cs	WR	DACA	DACR
L	L	L	WRITE	HOLD
н	L	L	HOLD	WRITE
X	H	х	HOLD	HOLD
X	x	н	HOLD	HOLD

L. Towlevel H. high-level X. don't care



#### TYPICAL APPLICATION DATA

The AD7628 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 3 and 4. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



- NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
  - 2. C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.

#### FIGURE 3. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)





TYPICAL APPLICATION DATA

# **Product Previews**

3

NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 3 for recommended values. Adjust R1 for  $V_{OA} = 0.7$  with code 10000000 in DACA latch. Adjust R3 for  $V_{OB} = 0.7$  with 10000000 in DACB latch.

2. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.

3. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.

#### FIGURE 4. BIPOLAR OPERATION (4-QUADRANT OPERATION)

#### TABLE 1. UNIPOLAR BINARY CODE

DAC LATCH CONTENTS MSB LSB <sup>†</sup>	ANALOG OUTPUT
1111111	– Vi (255/256)
10000001	– V <sub>i</sub> (129/256)
10000000	$-V_i$ (128/256) = $-V_i/2$
0111111	– Vi (127/256)
0000001	– V <sub>1</sub> (1/256)
00000000	$-V_1(0/256) = 0$

 $1 LSB = (2 - 8)V_{i}$ 

#### TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DAC LATCH CONTENTS MSB LSB <sup>‡</sup>	ANALOG OUTPUT
1111111	Vi (127/128)
10000001	V <sub>i</sub> (1/128)
10000000	0 V
01111111	– V <sub>I</sub> (1/128)
0000001	– V <sub>1</sub> (127/128)
0000000	– Vi (128/128)

# 1 LSB - (2-7)V1



#### TYPICAL APPLICATION DATA

#### microprocessor interface information



NOTE: A = decoded address for AD7628 DACA. A + 1 = decoded address for AD7628 DACB.





NOTE: A = decoded address for AD7628 DACA.

A + 1 = decoded address for AD7628 DACB.

FIGURE 6. AD7628 - 6800 INTERFACE



#### TYPICAL APPLICATION DATA

#### voltage-mode operation

The AD7628 current-multiplying D/A converter can be operated in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output pin. The analog output voltage is then available at the reference voltage pin. An example of a current-multiplying D/A converter operating in voltage mode is shown in Figure 7. The relationship between the fixed input voltage and the analog output voltage is given by the following equation:

Analog output voltage = fixed input voltage (D/256)

where D = the digital input. In voltage-mode operation, the AD7628 meets the following specification:

LINEARITY ERROR	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analog output voltage for REFA, B	$V_{DD} = 12$ V, OUTA or OUTB = 5 V, T <sub>A</sub> = 0 °C to 70 °C			1	LSB





TEXAS

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

D3163, OCTOBER 1988



- 0.8% Linearity
- Maximum Conversion Rate . . . 25 MHz Typ 20 MHz Min
- Analog Input Voltage Range . . .
   VCC to VCC 2 V
- Analog Input Dynamic Range . . . 1 V
- TTL Digital I/O Level
- Low Power Consumption . . . 200 mW Typ
- 5-V Single-Supply Operation
- Interchangeable with Fujitsu MB40576

#### description

The TL5501 is a low-power ultra-high-speed video-band analog-to-digital converter that uses the Advanced Low-Power Schottky (ALS) process. It utilizes the full-parallel comparison (flash method) for high-speed conversion. It converts wide-band analog signals (such as a video signal) to a digital signal at a sampling rate of dc to 25 MHz. Because of such high-speed capability, the TL5501 is suitable for digital video applications such as digital TV, video processing with a computer, or radar signal processing.

The TL5501 is characterized for operation from 0°C to 70°C.

#### functional block diagram



PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright	© 1988,	Texas	Instruments	Incorporated

NP	ACKAGE
(TO	P VIEW)
(LSB) DO	
D1 2	15 DGTL VCC
D2 🖸 3	14 ANLG VCC
D3 4	13 REFB
D4 🗌 5	12 ANLG INPUT
(MSB) D5 6	11 REFT
CLK 7	10 ANLG VCC
GND 8	9 DGTL VCC

equivalents of analog input circuit



NOTE A: Ci - nonlinear emitter-follower junction capacitance

R<sub>1</sub> - linear resistance model for input current transition caused by comparator switching, V<sub>1</sub> < V<sub>refB</sub>: Infinite; CLK high: Infinite. 

#### equivalent of digital input circuit





STEP	EP ANALOG INPUT			DIGITAL OUTPUT CODE						
0	3.992 V	L	L	L	L	L	L			
1	4 008 V	L	L	L	L	L	н			
1	1				i.					
31	4.488 V	L	н	н	н	н	н			
32	4.508 V	н	L	L	L	L	L			
33	4.520 V	н	L	Ł	L	L	н			
1	1									
62	4.984 V	н	Н	Н	Н	Н	L			
63	5.000 V_	н	н	н	H.	_н	н			

FUNCTION TABLE

<sup>†</sup> These values are based on the assumption that  $V_{refB}$  and  $V_{refT}$  have been adjusted so that the voltage at the transition from digital 0 to 1 ( $V_{ZT}$ ) is 4 000 V and the transition to full scale ( $V_{FT}$ ) is 4 992 V 1 LSB = 16 mV

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG VCC	-0	t i sv	
Supply voltage range, DGTL VCC	$-0^{\circ}$	\$ 9.10	
Input voltage range at digital input, VI	-0.!	5 V to	7 V
Input voltage range at analog input, VI	_G V	CC + 0	.5 V
Analog reference voltage range, Vref0.5 V to AN	_G V	CC + 0	.5 V
Storage temperature range	55°C	to 15	0°C
Operating free-air temperature range	. 0°	C to 7	'0°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		26	0°C

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, ANLG V <sub>CC</sub>	4.75	5	5.25	ν
Supply voltage, DGTL VCC	4.75	5	5.25	v
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	v
Input voltage at analog input, VI (see Note 1)	4		5	V
Analog reference voltage (top side), VrefT (see Note 1)	4	5	5.1	v
Analog reference voltage (bottom side), VrefB (see Note 1)	3	4	4.1	V
High-level output current, IOH			- 400	μA
Low-level output current, IOL			4	mA
Clock pulse duration, high-level or low-level, tw	25			ns
Operating free-air temperature, TA	0		70	°C

NOTE 1:  $V_{refB} < V_I < V_{refT}$ ,  $V_{refT} - V_{refB} = 1 V \pm 0.1 V$ .



# electrical characteristics over operating supply voltage range, TA = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		V <sub>I</sub> = 5 V		75	
4	Analog input current	$V_{I} = 4 V$		73	μΑ
Чн	Digital high-level input current	VI = 2.7 V	0	20	μA
41	Digital low-level input current	$V_{  } = 0.4 V$	- 40	~ 400	μA
4	Digital input current	$V_1 = 7 V$		100	μA
IrefB	Reference current	V <sub>refB</sub> = 4 V	-4	-7.2	mA
refT	Reference current	V <sub>refT</sub> = 5 V	4	7.2	mA
VOH	High-level output voltage	$I_{OH} = -400  \mu A$	2.7		V
VOL	Low-level output voltage	$I_{OL} = 1.6 \text{ mA}$		0.4	v
ri	Analog input resistance		100		kΩ
Ci	Analog input capacitance		35	65	pF
'cc	Supply current		40	60	mA

# operating characteristics over operating supply voltage range, TA = 25 °C (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS		TYPT	MAX	UNIT
EL	Linearity error				±0.8	%FSR
fmax	Maximum conversion rate		20	25		MHz
td	Digital output delay time	See Figure 3		15	30	ns

timing diagram







#### TYPICAL CHARACTERISTICS

NOTE 2: This curve is based on the assumption that V<sub>refB</sub> and V<sub>refT</sub> have been adjusted so that the voltage at the transition from digital 0 to 1 (V<sub>ZT</sub>) is 4.000 V and the transition to full scale (V<sub>FT</sub>) is 4.992 V. 1 LSB = 16 mV.





# PARAMETER MEASUREMENT INFORMATION





# TL5601 6-BIT DIGITAL-TO-ANALOG CONVERTER

D3154, OCTOBER 1988

- N PACKAGE **6-Bit Resolution** (TOP VIEW) ±0.8% Linearity DGTL VCC 16 GND Maximum Conversion Rate . . . 30 MHz Typ COMP 2 15 DO (LSB) 20 MHz Min REF 3 14 D1 Analog Output Voltage Range .... VCC ANLG VCC 4 13 D2 AOUT 5 to Vcc -1 V 12 D3 11 D4 ANLG VCC 6 TTL Digital Input Voltage DGTL VCC 10 D5 (MSB) Low Power Consumption . . . 200 mW Typ GND 18 9 CLK 5-V Single-Supply Operation
  - Interchangeable with Fujitsu MB40776

#### description

The TL5601 is a low-power ultra-high-speed video digital-to-analog converter that uses the Advanced Low-Power Schottky (ALS) process. It converts digital signals to analog signals at a sampling rate of dc to 20 MHz. Because of such high-speed capability, the TL5601 is suitable for digital video applications such as digital television, video processing with a computer, and radar signal processing.

The TL5601C is characterized for operation from 0°C to 70°C.

#### functional block diagram



# Product Previews

#### FUNCTION TABLE

		D	OUTPUT				
SIEP	D5	D4	D3	D2	D1	DO	VOLTAGE
0	L	L	ι.	L	L.	L	3 992 V
1	L	L	L	L	L	н	4.008 V
31	L	Н	н	Н	Н	н	4.488 V
32	н	L	L	L	L	L	4 504 V
33 ¦	н	L	L	L	L	н	4.520 V
62	н	н	н	н	н	L	4.984 V
63	н	н	н	н	н	н	5.000 V

<sup>†</sup>For V<sub>CC</sub> = 5 V, V<sub>ref</sub> = 3.976 V



Copyright © 1988, Texas Instruments Incorporated

# TL5601 6-BIT DIGITAL-TO-ANALOG CONVERTER



#### schematics of equivalent input and output circuits

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG VCC, DGTL VCC	-0.5 V to 7 V
Digital input voltage range, VI	-0.5 V to 7 V
Analog reference voltage range, Vref 3.8 V t	to VCC +0.5 V
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	v
V <sub>ref</sub>	Analog reference voltage (see Note 1)	3.8	4	4.2	v
⊻н	High-level input voltage	2			v
VIL	Low-level input voltage			0.8	v
tw	Pulse duration, CLK high or low	25			ns
t <sub>su</sub>	Setup time, data before CLK1	12.5			ns
th	Hold time, data after CLK1	12.5			ns
Ccomp	Phase compensation capacitance (see Note 2)	1			μF
TA	Operating free-air temperature	0		70	°C

NOTES: 1.  $V_{ref}$  must be within 1.2 V of  $V_{CC}.$  2. This capacitor should be connected between comp and GND.



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
lj –	Input current at maximum input voltage	$V_{I} = 7 V$		0	100	μA
Чн	High-level input current	$V_{1} = 2.7 V$		0	20	μA
μL	Low-level input current	$V_{  } = 0.4 V$		- 40	-: [	μA
Iref	Input reference current	$V_{ref} = 4 V$			10	μΑ
VFS	Full-scale analog output voltage	$V_{CC} = 5 V, V_{ref} = 3.976 V,$	V <sub>CC</sub> - 15	Vcc	VCC + 15	mV
Vzs	Zero-scale analog output voltage	$I_0 = 0$ (no load)	3.932	3.992	4.052	v
ro	Output resistance	$T_{A} = 25^{\circ}C$	70	80	90	Ω
1cc	Supply current	$V_{ref} = 4.05 V$		48	65	mA

#### operating characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
EL	Linearity error				±0.8	%FSR
fmax	Maximum conversion rate		20	30		MHz

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, V<sub>ref</sub> = 4 V, T<sub>A</sub> = 25 °C.

#### PARAMETER MEASUREMENT INFORMATION



FIGURE 1. VOLTAGE WAVEFORMS



3

# TL5601 6-BIT DIGITAL-TO-ANALOG CONVERTER







FIGURE 3. END-POINT LINEARITY ERROR



**M** Product Previews

# TL5602 8-BIT DIGITAL-TO-ANALOG CONVERTER

D3094, SEPTEMBER 1988

<ul> <li>8-Bit Resolution</li> <li>+0.2% Linearity</li> </ul>	N PACKAGE (TOP VIEW)
Maximum Conversion Rate 30 MHz Typ 20 MHz Min	
<ul> <li>Analog Output Voltage Range VCC to VCC - 1 V</li> </ul>	REF 4 15 D3 ANLG VCC 5 14 D4
TTL Digital Input Voltage	AOUT []6 13 [] D5 ANLG V <sub>CC</sub> []7 12 [] D6
5-V Single-Supply Operation	
Low Power Consumption 250 mW Typ	
Interchangeable with Fulltsu WB40778	

#### description

The TL5602 is a low-power ultra-high-speed video digital-to-analog converter that uses the Advanced Low-Power Schottky (ALS) process. It converts digital signals to analog signals at a sampling rate of dc to 20 MHz. Because of such high-speed capability, the TL5602 is suitable for digital video applications such as digital television, video processing with a computer, and radar signal processing.

The TL5602C is characterized for operation from 0°C to 70°C.

#### functional block diagram



#### FUNCTION TABLE

		DIGITAL INPUTS							OUTPUT
SIEP	D7	D6	D5	D4	D3	D2	D1	DO	VOLTAGE
0	L	L	L	L	L	L	۱.	L	3.980 V
1	L	L	L	L	L	L	L	L	3 984 V
127	1	Н	н	н	н	н	н	н	4.488 V
128	н	L	L	L	L	L	L	L	4.492 V
129	н	L	L	L	L	L	L	н	4 496 V
254	н	н	н	н	н	н	н	L	4.996 V
255	н	н	н	н	н	н	н	н	5.000 V

<sup>†</sup>For V<sub>CC</sub> = 5 V, V<sub>ref</sub> = 3.976 V





Copyright © 1988, Texas Instruments Incorporated

**Product Previews** 

# TL5602 **8-BIT DIGITAL-TO-ANALOG CONVERTER**

# schematics of equivalent input and output circuits EQUIVALENT OF EACH DIGITAL INPUT EQUIVALENT OF ANALOG OUTPUT DGTL VCC-- ANLG VCC 35 25 kΩ ≶ Ş Ş ₹25 kΩ 3.5 kΩ Ş kΩ **80** Ω - AOUT 1.4 V GND GND

3

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG VCC, DGTL VCC	-0.5 V to 7 V
Digital input voltage range, VI	~0.5 V to 7 V
Analog reference voltage range, Vref	to V <sub>CC</sub> +0.5 V
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	<b>26</b> 0°C

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	v
Vref	Analog reference voltage (see Note 1)	3.8	4	4.2	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltege			0.8	v
tw.	Pulse duration, CLK high or low	25			ns
t <sub>su</sub>	Setup time, data before CLK1	1			ns
th	Hold time, data after CLK1	12.5			ns
Ccomp	Phase compensation capacitance (see Note 2)	1			μF
TA	Operating free-air tempereture	0		70	ů

NOTES: 1. V<sub>CC</sub> - V<sub>ref</sub>  $\leq$  1.2 V 2. This capacitor should be connected between COMP and GND



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
4	Input current at maximum input voltage	$V_{CC} = 5.25 V, V_1 = 7 V$		0	100	μA
Чн	High-level input current	$V_{CC} = 5.25 V, V_{ } = 2.7 V$		0	20	μA
IL	Low-level input current	$V_{CC} = 5.25 V, V_{ } = 0.4 V$		- 40	- 400	μA
Iref	Input reference current	V <sub>ref</sub> = 4 V			10	μA
VFS	Full-scale analog output voltage	$V_{CC} = 5 V, V_{ref} = 3.976 V,$	Vcc-15		Vcc+15	mV
Vzs	Zero-scale analog output voltage	$I_O = O$ (no load)	3.919	5.000	4.042	V
ro	Output resistance	$T_A = 25 ^{\circ}C$	70	80	90	Ω
ICC	Supply current	, V <sub>ref</sub> = 4.05 V		50	75	mA

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, V<sub>ref</sub> = 4 V, T<sub>A</sub> = 25 °C

#### operating characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
EL	Linearity error				±0.2	%FSR
fmax	Maximum conversion rate		20	30		MHz

#### PARAMETER MEASUREMENT INFORMATION



FIGURE 1. VOLTAGE WAVEFORMS



3

# TL5602 8-BIT DIGITAL·TO-ANALOG CONVERTER



#### **TYPICAL CHARACTERISTICS**









#### TLC542M, TLC542I LinCMOS<sup>TM</sup> 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS D3194, FEBRUARY 1989

- LinCMOS<sup>™</sup> Technology
- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 12-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ±0.5 LSB Max
- Direct Replacement for Motorola MC145041
- On-Board System Clock
- End-Of-Conversion (EOC) Output
- Pinout and Control Signals Compatible with TLC540 and TLC1540 Family of 10-Bit A/D Converters

#### TYPICAL PERFORMANCE

Channel Acquisition/Sample Time	1.6 µs
Conversion Time	20 µs
Samples per Second	25 × 103
Power Dissipation	10 mW

#### description

The TLC542 is a LinCMOS™ A/D peripheral built around an 8-bit switched-capacitor successiveapproximation A/D converter. The device is designed for serial interface to a microprocessor or peripheral via a 3-state output with three inputs (including I/O Clock, Chip Select (CS), and Address Input). The TLC542 allows high-speed data transfers and sample rates of up to 40,000

samples per second. In addition to the high-speed converter and versatile control logic, an on-chip 12-channel analog multiplexer can sample any one of 11 inputs or an internal "self-test" voltage, and the sample-and-hold is started under microprocessor control. At the end of conversion, the End-Of-Conversion (EOC) output pin goes high to indicate that conversion is complete. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The converter incorporated in the TLC542 features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noises. A switchedcapacitor design allows low-error (±0.5 LSB) conversion in 20 µs over the full operating temperature range.

The TLC542 is available in both the N and FN plastic packages. The TLC542M is characterized for operation from -55°C to 125°C, and the TLC542I is characterized for operation from -40°C to 85°C.





N	PACKAG	E
(	TOP VIEW	)
	1 U 20	l∨cc
INPUT A1	2 19	] EOC
INPUT A2	3 18	] I/O CLOCK
INPUT A3	4 17	ADDRESS INPUT
INPUT A4	5 16	DATA OUT
INPUT A5	6 15	CS
INPUT A6	7 14	REF +
INPUT A7	8 13	REF -
INPUT A8	9 12	INPUT A10
GND	10 11	INPUT A9





POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

#### functional block diagram



M Product Previews





- NOTES: 1. The conversion cycle, which requires 36 internal system clock periods, is initiated on the 8th falling edge of the I/O Clock after  $\overline{CS}$  goes low for the channel whose address exists in memory at that time. If  $\overline{CS}$  is kept low during conversion, the I/O Clock must remain low for at least 36 system clock cycles to allow conversion to be completed.
  - 2. To minimize errors caused by noise at the chip select input, the internal circuitry waits for two rising edges and one falling edge of the internal system clock after CS ↓ before responding to control input signals. The CS setup time is given by the t<sub>su</sub>(CS) specifications. Therefore, no attempt should be made to clock-in an address until the minimum chip select setup time has elapsed.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 3)	1
nput voltage range (any input) $\dots \dots \dots$	1
Dutput voltage range $$	1
Peak input current range (any input)	٩
Peak total input current (all inputs)	١
Operating free-air temperature: TLC542M	2
TLC542I	2
Storage temperature range	;
Case temperature for 10 seconds: FN package	;
ead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	;

NOTE 3: All voltage values are with respect to digital ground with REF- and GND wired together (unless otherwise noted)

#### recommended operating conditions, VCC = 4.75 V to 5.5 V

		MIN	NOM	MAX	UNIT
Supply voltage, VCC			5	5.5	٧
Positive reference voltage, VREF+ (see Note 4)		2.5	Vcc	VCC + 0.1	V
Negative reference voltage, VREF_ (see Note 4)		0.1	0	2.5	V
Differential reference voltage, VREF+ - VREF- (see Note -	1)	1	Vcc	VCC + 0.2	V
Analog input voltage (see Note 4)		0		Vcc	V
High-level control input voltage, VIH		2			V
Low-level control input voltage, VIL				0.8	V.
Setup time, address bits at data input before I/O CLK 1, tsut	(A)	400			ns
Hold time, address bits after I/O CLK 1, th(A)					ns
Hold time, CS low after 8th I/O CLK 1, th(CS)		0			ns
Setup time, CS low before clocking in first address bit, tsu(CS) (see Note 2)		1.4			μs
CS high during conversion, twH(CS)					μs
Input/Output clock frequency, fCLK(I/O)	The second second second	0		1.1	MHz
Input/Output clock high, twH(I/O)		404			ns
Input/Output clock low, twL(I/O)					ns
	fCLK(  O1 = 525 kHz	1		100	
I/O Clock transition time (see Note 5)	fCLK(I,O) · 525 kHz	1		40	ns
Occurrent and the six terms and use T	TLC542M	-55	_	125	
Operating tree-air temperature, 1A	TLC542I	-40		85	U

NOTES: 2. To minimize errors caused by noise at the chip select input, the internal circuitry waits for two rising edges and one falling cdge of the internal system clock after CS 1 before responding to control input signals. The CS setup time is given by the tsu(CS) specifications. Therefore, no attempt should be made to clock-in an address until the minimum chip select setup time has elapsed.

4. Analog input voltages greater than that applied to REF + convert as all ones (11111111), while input voltages less than that applied to REF - convert as all zeros (00000000). For proper operation, REF + must be at least 1 V higher than REF -. Also, the total unadjusted error may increase as this differential reference voltage falls below 4 75 V.

5. This is the time required for the clock input signal to fall from V<sub>IL</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 µs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



electrical characteristics over recommended operating temperature range, VCC =  $V_{REF+} = 4.75 V$  to 5.5 V (unless otherwise noted), fCLK(I/O) = 1.1 MHz

	PARAMETE	ĒR	TEST CON	DITIONS	MIN	TYPT	MAX	UNIT
VOH	High-level output vo	oltage (pin 16)	VCC = 4 75 V, IOH = -360	μA	2.4			V
VOL	Low-level output vo	Itage	VCC = 4 75 V, IOL = 1 6 m	A			04	V
	Off-state (high-impe	edance state)	$V_O = V_{CC}$ , $\overline{CS}$ at $V_{CC}$				10	
oz	output current		Vo = 0, CS at Vcc				-10	μА
JIH	High-level input cur	rent	VI = VCC			0.005	2	μA
IL	Low-level input curr	ent	V <sub>1</sub> = 0			-0.005	-25	μA
ICC	Operating supply c	urrent	CS at 0 V			1.2	2	mA
			Selected channel at VCC.	-55°C to 125°C			1	
		A TRACTOR	Unselected channel at 0 V	-40°C to 85°C			0.4	
1	Selected channel le	eakage current	Selected channel at 0 V,	-55°C to 125°C			-1	μΑ
			Unselected channel at VCC	-40°C to 85°C			-0.4	
IREF	Maximum s ina current intc +	alog reference	$V_{\text{REF}+} = V_{\text{CC}}, V_{\text{REF}-} = 0$	AND			10	μA
-		Analog inputs				7	55	nΕ
14	input capacitance	Control inputs				5	15	pr

<sup>†</sup> All typical values are at T<sub>A</sub> = 25°C.

#### operating characteristics over recommended operating free-air temperature range, VCC = VREF + = 4.75 V to 5.5 V, fCLK(I/O) = 1 MHz

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Linearity error (see Note 7)		1		±0.5	LSB
	Zero error (see Note 8)	See Note 6			±0.5	LSB
	Full-scale error (see Note 8)	See Note 6		11	±0.5	LSB
	Total unadjusted error (see Note 9)				±0.5	LSB
	Self-test output code	Input A11 address = 1011, See Note 10	01111101 (125)		10000011 (131)	
tconv	Conversion time	See operating sequence			20	μs
tcycle	Total access and conversion cycle time	See operating sequence			40	μs
tacq	Channel acquisition time (sample cycle)	See operating sequence			16	μs
tv	Time output data remains valid after I/O CLK \$	See Figure 5	10			ns
td(IO-DATA)	Delay time, I/O CLK 1 to data output valid	See Figure 5			400	ns
td(IO-EOC)	Delay time, 8th I/O CLK I to EOC I	See Figure 6			500	ns
td(EOC-DATA)	Delay time, EOC † to data out (MSB)	See Figure 7	East		400	ns
TPZH, TPZL	Delay time, CS↓ to data out (MSB)	See Figure 2			34	μs
tPHZ, tPLZ	Delay time, CS to data out	See Figure 2	1		150	ns
tr(EOC)	Rise time	See Figure 7			100	ns
tf(EOC)	Fall time	See Figure 6			100	ns
tr(bus)	Data bus rise time	See Figure 5			300	ns
tf(hus)	Data bus fall time	See Figure 5	11		300	ns

NOTES: 6. Analog input voltages greater than that applied to REF+ convert to all ones (11111111), while input voltages less than that applied to REF- convert to all zeros (00000000). For proper operation, REF+ must be at least 1 V higher than REF-. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 V.

7. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

8. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

9. Total unadjusted error is the sum of linearity, zero, and full-scale errors.

 Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and is used for test purposes.





.



#### PARAMETER MEASUREMENT INFORMATION

#### principles of operation

The TLC542 is a complete data acquisition system on a single chip. The device includes such functions as analog multiplexer, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. Three control inputs (I/O clock, chip select ( $\overline{\rm CS}$ ), and address) are included for flexibility and access speed. These control inputs and a TTL-compatible 3-state output are intended for serial communications with a microprocessor or microcomputer. With judicious interface timing, the TLC542 can complete a conversion in 20  $\mu$ s, while complete input-conversion-output cycles can be repeated every 40  $\mu$ s. Furthermore, this fast conversion can be executed on any of 11 inputs or its built-in "self-test" and in any order desired by the controlling processor.

When  $\overline{CS}$  is high, the Data Output pin is in a 3-state condition and the Address Input and I/O Clock pins are disabled. When additional TLC542 devices are used, this feature allows each of these pins, with the exception of the  $\overline{CS}$  pin, to share a control logic point with their counterpart pins on additional A/D devices. Thus, this feature minimizes the control logic pins required when using multiple A/D devices.

The control sequence is designed to minimize the time and effort required to initiate conversion and to obtain the conversion result. A normal control sequence is as follows:

- CS is brought low. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and then a falling edge of the internal system clock before recognizing the low CS transition. The MSB of the result of the previous conversion automatically appears on the Data Out pin.
- 2. On the first four rising edges of the I/O Clock, a new positive-logic multiplexer address is shifted in, with the MSB of this address shifted first. The negative edges of these four I/O clock pulses shift out the second, third, fourth, and fifth most significant bits of the result of the previous conversion. The on-chip sample-and-hold begins sampling the newly addressed analog input after the fourth falling edge of the I/O Clock. The sampling operation basically involves charging the internal capacitors to the level of the analog input voltage.
- 3. Three clock cycles are applied to the I/O pin, and the sixth, seventh, and eighth conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final eighth clock cycle is applied to the I/O Clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 20 μs. After this final I/O Clock cycle, CS must go high or the I/O Clock must remain low for at least 20 μs to allow for the conversion function.

 $\overline{CS}$  can be kept low during periods of multiple conversion. If  $\overline{CS}$  is taken high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of  $\overline{CS}$  causes a reset condition, which aborts the conversion process.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 20-µs conversion time has elapsed. Such action yields the conversion result of the previous conversion and not the ongoing conversion.

The End-Of-Conversion (EOC) output goes low on the negative edge of the eighth I/O Clock. The subsequent low-to-high transition of EOC indicates the A/D conversion is complete and the conversion result is ready for transfer.



#### TLC543M, TLC543I, TLC544M, TLC544I 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 5 INPUTS D2799, SEPTEMBER 1986

- LinCMOS<sup>™</sup> Technology
- 8-Bit Resolution A/D Converter
- On-Chip 6-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample-and-Hold
- Total Unadjusted Error . . . ±0.5 LSB Max
- End-of-Conversion Output
- Conversion Time . . . 17 μs Max
- Internal System Clock . . . 4 MHz Typ
- Low Power Consumption . . . 6 mW Typ
- Minimum Sample Rates: TLC543 . . . 45,500 c/s TLC544 . . . 40,000 c/s

#### description

The TLC543 and TLC544 are LinCMOS<sup>TM</sup> A/D peripherals built around an 8-bit switched-capacitor, successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a 3-state output with up to four control lines including I/O Clock, Chip Select  $(\overline{CS})$ , Address Input, and End-of-Conversion (EOC) output. A 4-MHz on-chip system clock and simultaneous read/write operations permit high-speed data transfer and minimum sample rates of 45,500 cycles per second for the TLC543 and 40,00D cycles per second for the TLC544. In addition to the high-speed converter and versatile control logic, an on-chip 6-channel analog multiplexer can be used to sample any one of five inputs or an internal "self-test" voltage, and a sample-and-hold can operate automatically or under processor control.

The converters incorporated in the TLC543 and TLC544 feature differential high-impedance reference inputs that permit ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise.

A totally switched-capacitor design allows low-error ( $\pm 0.5$  LSB) conversion in 17 microseconds maximum for the TLC543 and the TLC544 over the full operating temperature range. The TLC543M and TLC544M are characterized for operation over the full military temperature range of -55 °C to 125 °C. The TLC543I and TLC544I are characterized for operation from -40 °C to 85 °C.



3

LinCMOS is a trademark of Texas Instruments Incorporated



## TLC543M, TLC543I, TLC544M, TLC544I 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 5 INPUTS

functional block diagram



NOTES: A. The conversion cycle, which requires 36 internal system clock periods, is initiated on the 8th falling edge of the I/O Clock after CS goes low for the channel whose address exists in memory at that time. If CS is kept low during conversion, the I/O clock must remain low for at least 36 system clock cycles to allow conversion to complete.

- B. The most significant bit (MSB) is automatically placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6-A0) are clocked out on the first seven falling edges of the I/O Clock.
- C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three internal system clock cycles (1.4 μs at 2 MHz) after a chip select transition before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.


### TLC543M, TLC543I, TLC544M, TLC544I 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 5 INPUTS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage range (any input)
Output voltage range
Peak input current (any input)
Peak total input current (all inputs)
Operating free-air temperature range: TLC543M, TLC544M
TLC543I, TLC544I
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package

NOTE 1: All voltages are with respect to ground (GND pin) with REF - and GND wired together (unless otherwise noted).

### recommended operating conditions

			TLC543	3		TLC54	1	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		3	5	6	3	5	6	V
Positive reference voltage, VREF + (see Note 2)		2.5	Vcc	Vcc+0.1	2.5	Vcc	Vcc+0.1	V
Negative reference voltage, VREF - (s	ee Note 2)	-0.1	0	2.5	0.1	0	2.5	V
Differential reference voltage, VREF +	- VREF - (see Note 2)	1	Vcc	Vcc+0.2	1	Vcc	V <sub>CC</sub> +0.2	V
Analog input voltage (see Note 2)		0		Vcc	0		Vcc	V
High-level control input voltage, $V_{IH}$ (for $V_{CC} = 4.75$ to 5.5 V)		2			2			V
Low-level control input voltage, VIL (fe	or V <sub>CC</sub> = 4.75 to 5.5 V)			0.8			08	V
Input/Output clock frequency, fCLK(I/O)		0		2.048	0		1.1	MHz
System clock frequency, fCLK(I/O) (fo	r V <sub>CC</sub> = 4.75 to 5.5 V)			4			2.1	MHz
Input/Output clock high, twH(I/O)		200			404	199		ns
Input/Output clock low, twL(I/O)		200			404			ns
	fclk(1/0) < 1.1 MHz	_		100			100	
I/O CIOCK transition time (see Note 3)	$f_{CLK(I/O)} > 1.1 \text{ MHz}$			40				115
Duration of CS input high state during	conversion, twH(CS)	17			17			μs
Setup time, address bits at data input before I/O CLOCK1, t <sub>SU(A)</sub>		200			400			ns
Hold time, address bits after I/O CLOC	K1, th(A)	0			0			ns
Setup time, $\overline{CS}$ low before clocking in $t_{su(CS)}$ (see Note 4)	first address bits,	1.4			1.4			μs
O	TLC543M, TLC544M	- 55		125	- 55		125	00
Operating free-air temperature, TA	TLC543I, TLC544I	-40		85	-40		85	-0

- NOTES: 2. Analog input voltages greater than that applied to REF + convert to all ones (11111111), and input voltages less than that applied to REF - convert to all zeros (00000000). For proper operation, REF + voltage must be at least 1 V higher than REF voltage. Also, adjusted errors may increase as this differential reference voltage falls below 4.75 V.
  - 3. This is the time required for the clock input signal to fall from  $V_{IL}$  min to  $V_{IL}$  max or to rise from  $V_{IL}$  max to  $V_{IL}$  min. In the vicinity of normal room temperature, the devices function with input clock transitions as slow as 2  $\mu$ s for remote data acquisition applications in which the sensor and the A/D converter are placed several feet away from the controlling microprocessor.
  - 4. To minimize errors caused by noise at the Chip Select input, the internal circuitry waits for three system clock cycles (1.4 μs at 2 MHz) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip select setup time has elapsed.



### TLC543M, TLC543I, TLC544M, TLC544I 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 5 INPUTS

electrical characteristics over recommended operating temperature range,

VCC = VREF + = 4.75 V to 5.5 V (unless otherwise noted),  $f_{CLK(I/O)} = 2.048$  MHz for TLC543 or  $f_{CLK(I/O)} = 1.1$  MHz for TLC544

PARAMETER		TEST CONDIT	IONS	MIN TYPT	MAX	UNIT	
Vон	High-level output v Data out, EOC	oltage,	$V_{CC} = 4.75 V,$	l <sub>OH</sub> = -360 μA	2.4		V
Vai		out	$V_{CC} = 4.75 V_{,}$	IOL = 3.2 mA		0.4	v
VOL LOW-level output vi		onage	$V_{CC} = 4.75 V,$	ioL = 1.6 mA		0.4	v
1	Off-state (high-impe	edance state)	$V_0 = V_{CC}$	CS at VCC		10	_
OZ o	output current		$V_0 = 0,$		- 10	μμ	
ЧΗ	High-level input cu	rrent	$V_{I} = V_{CC} + 0.3 V$	0.005	2.5	μΑ	
41	Low-level input cur	rrent	$V_{I} = 0$		~ 0.005	- 2.5	μA
Icc	Operating supply c	urrent	CS at 0 V		1.2	2	mA
	Selected channel leakage current		Selected channel at VCC, Unselected channel at 0 V	Car Firment	0.4	1	
Ikg			Selected channel at 0 V, Unselected channel at VCC	See Figure 1	-0.4	- 1	μΑ
REF	Reference current		VREF + = VCC	V <sub>BEF +</sub> = V <sub>CC</sub> , CS at 0 V		1	mA
C.	Input canacitance	Analog inputs			7	55	DE.
4	Control inputs				5	15	pr.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

### PARAMETER MEASUREMENT INFORMATION



FIGURE 1. SELECTED CHANNEL LEAKAGE CURRENT



S	
2	
ົດ	
\$	
2	
4	
<u> </u>	
ų,	
2	
>	
1	
8	
>	
é	
5	
ure	
ati	
Del	
E	
te	
air	4
66	50
fr	2
bu	-
ati	to
Der	Ŧ
ō	Σ
led	5
pu	-
me	ō
Ē	43
50	ŝ
2	ž
Vel	-
0	4
ic	Ŧ
ist	Σ
tel	48
rac	0
hai	~
0	
ing	0
rat	K
be	5
0	-

	TLET COMPLETIONE	1	543		TLC54	4	TINIT
-		NIN	AM C	W	N TYP	MAX	
			±0.	5		±0.5	LSB
			+0.	2		±0.5	LSB
†			±0.	5		±0.5	LSB
			+0.	D D		±0.5	LSB
	nput A5 address = 10110. See Note 8	01111101 (125)	10000	1110 110 (1)	1101	10000011 (131)	
	See Operating Sequence		3	7	12	17	μS
	See Operating Sequence		2 2	2	19	25	μS
-				-			0/1
	See Operating Sequence			4		4	cycles
		10		-	0		su
Ð			30	0		400	su
			1.	4		1.4	su
			15	0		150	SU
			30	0		300	SU
	See Figure 2		30	0		300	SU
0			40	0		400	su
	L		-		-		Std

# Zero error is the difference between the output of an ideal and an actual A/D converter for . scale input voltage. 6

- Total unadjusted error comprises linearity, zero, and full-scale errors 5
- Both the input address and the output codes are expressed in positive iogic. The A5 analog t signal is internally generated and is used for test purposes. 8. Both the input address and the output codes are expressed in positive logic. The A5 analog 1 is tigginal is internally generated with is used in text purposed of the EOC signal is output after 40 internal clock cycles, while the data is available after 36 internal clock cycles. Thus, the delay time, EOC to DATA OUT, \* is a negative value equal to four internal system clock cycles less internal propagation delaria

### TLC543M, TLC543I, TLC544M, TLC544I **8-BIT ANALOG-TO-DIGITAL PERIPHERALS** WITH SERIAL CONTROL AND 5 INPUTS

Product Previews

3

TEXAS W INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

### TLC543M, TLC543I, TLC544M, TLC544I 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 5 INPUTS



NOTES: A.  $C_L$  = 50 pF for TLC543 and 100 pF for TLC544

- B. ten = tpZH or tpZL, tdis = tpHZ or tpLZ
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

### FIGURE 2. OPERATING CHARACTERISTICS



Product Previews

### PRINCIPLES OF OPERATION

### introduction

TLC543 and TLC544 are each complete data acquisition systems on a single chip. They include the functions of analog multiplexer, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. Flexible serial communication is achieved with a microprocessor or microcomputer using a TTL-compatible 3-state Data Out and four control lines — Chip Select ( $\overline{CS}$ ), I/O Clock, Address Input, and End of Conversion (EOC) output.

To maximize access speed, the device simultaneously writes the previous conversion result, reads a new multiplexer address, and acquires the analog signal. This is followed by the A/D conversion, whose end is signalled by the EOC output going high. These total access and conversion cycles are completed in a minimum of 22  $\mu$ s for the TLC543 and 25  $\mu$ s for the TLC544. Conversion can take place, in any order, on the five analog inputs or the built-in self-test system.

The system clock, which drives the control logic and the switched-capacitor successive-approximation A/D converter, is internal to the device and typically runs at a frequency of 4 MHz. This internal system clock runs independently, and there are no required phase or frequency relationships with other signals.

### digital interface

The I/O clock controls the acquisition of the analog signal as well as all serial data communications between the TLC543 or TLC544 and the host processor. From the host, this I/O clock consists of a burst of eight pulses separated by the conversion time. Timing may be achieved by Chip Select ( $\overline{CS}$ ) synchronously gating a continuous I/O clock or directly from the host with  $\overline{CS}$  held low continuously.

With  $\overline{CS}$  high, Data Out is in a high-impedance condition with the Address Input and I/O Clock input disabled. This feature allows the interface pins, with the exception of  $\overline{CS}$  and EOC, to share a common bus with additional TLC543 or TLC544 devices or other members of the TLC543/544 family of devices.

### typical operating sequence

Consider an access and conversion sequence where  $\overline{CS}$  is being used:  $\overline{CS}$  is brought low and recognized after the time out of the noise-rejection circuitry. The MSB of the result of the previous conversion appears at Data Out, whose 3-state output is enabled. The MSB of the new multiplexer address should be present at the Address Input to conform with the setup time,  $t_{SU}(A)$ , requirements before the first rising edge of the I/O clock. The multiplexer address is shifted in on the first three rising edges of the I/O clock.

The first seven falling edges of I/O CLOCK shift out the remaining seven bits of the previous conversion on DATA OUT. The eighth I/O clock falling edge returns the MSB to the Data Out. Optimum serial transfer takes place with the bit streams being read on the rising edges of the I/O clock for the respective devices and the Data Out and Address In lines.

At the fourth falling edge of the I/O clock, the on-chip sample-and-hold begins to acquire the newly addressed analog input and continues until the eighth (and final) falling edge. A hold function is initiated by the eighth I/O clock pulse falling edge. To start the conversion at a specific point in time (or lengthen the acquisition time), the host processor may leave the eighth I/O clock pulse in the high state until the moment at which the analog signal must be sampled. After bringing the eighth I/O pulse low, the A/D function is performed in the next 36 internal system clock cycles.

In applications where  $\overline{CS}$  is held low continuously, the bursts of eight I/O clock pulses should be timed to be at least t<sub>conv</sub> apart.



### TLC543M, TLC543I, TLC544M, TLC544I 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 5 INPUTS

### **CS** input

To minimize bus contention caused by noise enabling the 3-state Data Out, when the  $\overline{CS}$  input is brought low, the device waits for two rising edges and a falling edge of the internal system clock before recognizing the  $\overline{CS}$  transition. Hence, the setup time  $t_{SU}(CS)$  should be observed when using the  $\overline{CS}$  input. This also applies to a  $\overline{CS}$  high-to-low transition, except for disabling DATA OUT, which goes into a high-impedance state immediately within the  $t_{dis}$  specification (see Figure 3). If this interruption of  $\overline{CS}$  in the low state is less than 1.5 internal system clock cycles, and hence not recognized, DATA OUT will be immediately enabled with the return of  $\overline{CS}$  to the low state. DATA OUT becomes enabled after a  $\overline{CS}$  high-to-low transition in time  $t_{en}$  (equivalent to  $t_{su}(CS)$  for this device).

 $\overline{CS}$  can be brought high during a conversion without affecting the ongoing conversion but must remain high until the end of conversion. Otherwise, a  $\overline{CS}$  falling edge causes a reset condition that aborts the conversion in progress. When a new access cycle starts, the previous conversion result is output.

A new conversion may be restarted by toggling  $\overline{CS}$  high-to-low at least  $t_{SU}(CS)$  before the eighth falling edge of the I/O clock. The ongoing access cycle is aborted. Again, when a new access cycle starts, the previous conversion result is output.

### end of conversion output (EOC)

EOC goes low at propagation delay time, tpHL(EOC), after the 8th falling edge of the I/O clock and goes high when conversion is complete. At this time, the MSB is available at Data Out; however, if  $\overline{CS}$  is high, it is necessary to bring  $\overline{CS}$  low and wait for the  $\overline{CS}$  recognition time before Data Out is available, since Data Out is in a high-impedance state when  $\overline{CS}$  is high. Delay time, td(EOC), of EOC to Data Out is a negative value of 4 internal system clock cycles less internal propagation delay because the EOC signal is output after 40 internal system clock cycles, whereas conversion is complete with data available after 36 cycles.



D2982, FEBRUARY 1987 - REVISED JANUARY 1989

- Advanced LinCMOS<sup>™</sup> Technology
- Self-Calibration Eliminates Expensive Trimming at Factory and Offset Adjustment in the Field
- 12-Bit Plus Sign Bipolar or 12-Bit Unipolar
- ±1/2 and ±1 LSB Linearity Error in Unipolar Configuration
- 10 µs Conversion Time (clock = 2.6 MHz)
- Compatible with All Microprocessors
- True Differential Analog Voltage Inputs
- 0 to 5 V Analog Voltage Range with Single 5-V Supply (Unipolar Configuration)
- -5 V to 5 V Analog Voltage Range with ±5-V Supplies (Bipolar Configuration)
- Low Power . . . 25 mW Maximum

### uescription

The TLC1225A and TLC1225B converters are manufactured with Texas Instruments highly efficient Advanced LinCMOS<sup>™</sup> technology. Either of the TLC1225A or TLC1225B CMOS analog-to-digital converters can be operated as a unipolar or bipolar converter. A unipolar input(0 to 5 V) can be accommodated with a single 5-V supply; a bipolar input (-5 V to 5 V) requires the addition of a 5-V negative supply. Conversion is performed via the successive-approximation method. The TLC1225A and TLC1225B output the converted data in a parallel word and interfaces directly to a 16-bit data bus. Negative numbers are given in the two's complement data format. All digital signals are fully TTL and CMOS compatible.

These converters utilize a self-calibration technique by which seven of the internal capacitors in the capacitive ladder of the A/D conversion circuitry can be automatically calibrated. The internal capacitors are calibrated during a nonconversion, capacitor-calibrate cycle in which all seven of the internal capacitors are calibrated at the same time. A conversion requires only 10  $\mu$ s (2.6 MHz clock) after the nonconversion, capacitor-calibrating cycle has been completed. The calibration or conversion cycle may be initiated at any time by issuing the proper command word to the data bus. The self-calibrating technique eliminates the need for expensive trimming of thin-film resistors at the factory and provide excellent performance at low cost.

The TLC1225AM and TLC1225BM are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The TLC1225AI and TLC1225BI are characterized for operation from  $-40^{\circ}$ C to 85°C.

Advanced LinCMOS \*\* is a trademark of Texas Instruments Incorporated





### functional block diagram





**Product Previews** 

### operation description

### calibration of comparator offset

The following actions are performed to calibrate the comparator offset:

1. The IN+ and IN- inputs are internally shorted together in order that the comparator input is zero. A course comparator offset calibration is performed by storing the offset voltages of the interconnecting comparator stages on the coupling capacitors that connect these stages. Refer to Figure 1. The storage of offset voltages is accomplished by closing all switches and then opening switches A and A', then switches B and B', and then C and C'. This process continues until all interconnecting stages of the comparator are calibrated. After this action, some of the comparator offset still remains uncalibrated.



FIGURE 1

An A/D conversion is done on the remaining offset with the 8-bit calibration DACs and 8-bit SAR and the result is stored in the RAM.

### capacitor calibration of the ADC's capacitive ladder

The following actions are performed to calibrate capacitors in the 13-bit DACs that comprise the ADC's capacitive ladder:

- 1. The IN+ and IN- inputs are internally disconnected from the 13-bit capacitive DACs.
- 2. The most significant bit (MSB) capacitor is tied to REF, while the rest of the ladder capacitors are tied to GND. The A/D conversion result for the remaining comparator offset, obtained in Step 2 above, is retrieved from the RAM and is input to the 8-bit DACs.
- Step 1 of the Calibration of Comparator Offset sequence is performed. The 8-bit DAC input is returned to zero and the remaining comparator offset is then subtracted. Thus, the comparator offset is completely corrected.
- 4. Now the MSB capacitor is tied to GND, while the rest of the ladder capacitors, C<sub>x</sub>, are tied to REF. An MSB capacitor voltage error (see Figure 2) on the comparator output will occur if the MSB capacitor does not equal the sum of the other capacitors in the capacitive ladder. This error voltage is converted to an 8-bit word from which a capacitor error is computed and stored in the RAM.
- 5. The capacitor voltage error for the next most significant capacitor is calibrated by keeping the MSB capacitor grounded and then performing the above Steps 1-4 while using the next most significant capacitor in lieu of the MSB capacitor. The seven most significant capacitors can be calibrated in this manner.







### FIGURE 2

### analog-to-digital conversion

The following steps are performed in the analog-to-digital conversion process:

- Step 1 of the Calibration of Comparator Offset Sequence is performed. The A/D conversion result for the remaining comparator offset, which was obtained in Step 2 of the Calibration of Comparator Offset, is retrieved from the RAM and is input to the 8-bit DACs. Thus the comparator offset is completely corrected.
- 2. IN+ and IN- are sampled onto the 13-bit capacitive ladders.
- 3. The 13-bit analog-to-digital conversion is performed. As the successive-approximation conversion proceeds successively through the seven most significant capacitors, the error for each of these capacitors is recovered from the RAM and accumulated in a register. This register controls the 8-bit DACs so the total accumulated error for these capacitors is subtracted out during the conversion process.

absolute	maximum ratings over operating free-air temperature range (unless otherwise noted)
Supp	ly voltage (ANLG V <sub>CC+</sub> and DGTL V <sub>CC</sub> ) (see Note 1)
Supp	ly voltage, ANLG V <sub>CC</sub>
Contr	rol and Clock input voltage range $$
Analo	og input (IN+, IN-) voltage range.
	VI+ and VI
Refer	ence voltage range, V <sub>ref</sub>
Pin 7	voltage range, VOS
Outp	ut voltage range $\ldots$
Input	current (per pin) ±5 mA
Input	current (per package) ±20 mA
Oper	ating free-air temperature range:
	TLC1225AM, TL1225BM
	TLC1225AI, TLC1225BI
Stora	ge temperature range
Lead	temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package 300°C
Lead	temperature 1,6 mm (1/16 inch) from the case for 10 seconds: N package 260°C
NOTE 1: All a	analog voltages are referred to ANLG GND and all digital voltages are referred to DGTL GND.



### recommended operating conditions

		MIN	MAX	UNIT
	ANLG V <sub>CC+</sub>	4.5	6	
Supply voltage	ANLG V <sub>CC</sub> -	-5.5	ANLG GND	V
	DGTL VCC	4.5	6	}
High-level input voltage, $V_{IH}$ , all digital input ( $V_{CC} = 4.75 V$ to 5.25 V)	ts except CLK IN	2		v
Low-level input voltage, $V_{IL}$ , all digital input ( $V_{CC} = 4.75 V$ to 5.25 V)	s except CLK IN		0.8	v
	Bipolar range	ANLG V <sub>CC</sub> 0.05	ANLG V <sub>CC+</sub> + 0.05	v
(V <sub>CC</sub> ≈ 4.75 V to 5.25 V) Analog input voltage, V <sub>I+</sub> , V <sub>I-</sub> . Pin 7 (TIE HIGH)	Unipolar range	ANLG GND - 0.05	ANLG V <sub>CC+</sub> + 0.05	Ň
Pin 7 (TIE HIGH)		2		V
Clock input frequency, fclock		0.3	2.6	MHz
Clock duty cycle		40%	60%	
Pulse duration, CS and WR both low, tw (C	S·WR)	50		ns
Setup time before WRt or CSt, tsu			50	ns
Hold time after WRt or CSt, th			50	ns
	TLC1225AM, TLC1225BM	-55	125	~
Operating ree-air temperature, 1A	TLC1225AI, TLC1225BI	40	85	

electrical characteristics over recommended operating free-air temperature range, ANLG V<sub>CC</sub> + = DGTL V<sub>CC</sub> = V<sub>ref</sub> = 5 V, ANLG V<sub>CC</sub> - = -5 V (for bipolar input range), ANLG V<sub>CC</sub> - = ANLG GND (for unipolar input range) (unless otherwise noted) (see Note 2)

	PARAMETER	TEST CON	MIN	MAX	UNIT	
			Io = -1.8 mA	2.4		
⊻он	High-level output voltage	DGIL VCC = $4.75$ V	$I_{O} = -50 \mu A$	4.5		v
VOL	Low-level output voltage	DGTL V <sub>CC</sub> = 4.75 V,	1 <sub>O</sub> = 8 mA		0.4	V
VT+	Clock positive-going threshold voltage			2.7	3.5	v
V <sub>T-</sub>	Clock negative-going threshold voltage			1.4	2.1	V
		V <sub>T+</sub> min - V <sub>T-</sub> max		0.6		v
vhys ·	Clock input hysteresis	V <sub>T+</sub> max - V <sub>T</sub> - min		2.1	v	
rref	Input resistance, REF terminal			1	10	MΩ
Чн	High-level input current	VI = 5 V			1	μA
μL	Low-level input current	V <sub>1</sub> = 0			-1	μA
1	High-impedance-state	tate Vo = 0			-3	
νοz	output leakage current	$V_{O} = 5 V$			3	μΛ
1-		$V_0 = 0$			-6	mA
ю	Output current	V <sub>O</sub> = 5 V			8	
DGTL ICC	Supply current from DGTL VCC	f <sub>clk</sub> = 2.6 MHz,	CS high		3	mA
ANLG ICC+	Supply current from ANLG V <sub>CC+</sub>	f <sub>clk</sub> = 2.6 MHz,	CS high		3	mA
ANLG ICC-	Supply current from ANLG VCC-	f <sub>clk</sub> = 26 MHz,	CS high		3	mA

NOTE 2. Bipolar input range is defined as:  $V_{l+} = -5.05 V to 5.05 V$ ,  $V_{l-} = -5.05 V to 5.05 V$ , and  $|V_{l+} - V_{l-}| \le 5.05 V$  The unipolar input voltage range is defined as:  $V_{l+} = -0.05 V to 5.05 V$ ,  $V_{l-} = -0.05 V to 5.05 V$ , and  $|V_{l+} - V_{l-}| \le 5.05 V$ .



operating characteristics over recommended operating free-air temperature range, ANLG V<sub>CC</sub> + = DGTL V<sub>CC</sub> = V<sub>ref</sub> = 5 V, ANLG V<sub>CC</sub> - = -5 V (for bipolar input range), ANLG V<sub>CC</sub> - = ANLG GND (for unipolar input range), f<sub>clock</sub> = 2.6 MHz (unless otherwise noted) (see Note 2)

	PARAMETER		TEST C	ONDITIONS	MIN MAX	UNIT
· · · · · · · · · · · · · · · · · · ·			I lainelas inc. A sana	TLC1225A	±1	
<b>F</b> .	Linearity array		Unipolar input range	TLC1225B	±0.5	1.00
<b>-</b> L	Linearity error		Bioglar input rando	TLC1225A	±2	1.50
			Bipolar input range	TLC1225B	±1.5	
	Zero error	Sector Sector Sector			±0.5	LSB
	Adjusted positive a full-scale error (see	nd negative Note 3)	Unipolar input range	±1	LSB	
	Adjusted positive a full-scale error (see	nd negative Note 4)	Bipolar input range		±1	LSB
	Temperature coefficient of gain			15	ppm/°C	
	Temperature coeffi	cient of offset point		1.5	ppm/°C	
	Zero error Supply voltage Positive and negative sensitivity full-scale error				±0.75	
ksvs			ANLG $V_{CC+} = 5 V \pm$ ANLG $V_{CC-} = -5 V$	±0.75	LSB	
ksvs		Linearity error	$-DGILVCC = 5V \pm 5$	±0.25	1	
tc	Conversion time (1	/f <sub>clk</sub> )			27	clock cycles
la	Access time (delay	from falling edge of out)	C <sub>L</sub> = 100 pF	C <sub>L</sub> = 100 pF		
	Disable time, output	ut (delay from rising	$R_L = 10 k\Omega$ ,	CL = 10 pF	60	
tdis	edge of RD to high-impedance state		$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 100 pF	60	115
td(READY)	RD or WR to READ	Y OUT delay			140	ns
td(INT)	RD or WA to reset	of INT delay		400	ns	

NOTES: 2. Bipolar input range is defined as: V<sub>1+</sub> = -5.05 V to 5.05 V, V<sub>1−</sub> = -5.05 V to 5.05 V, and |V<sub>1+</sub> -V<sub>1−</sub>| ≤ 5.05 V. The unipolar input voltage range is defined as: V<sub>1+</sub> = -0.05 V to 5.05 V, V<sub>1−</sub> = -0.05 V to 5.05 V, and |V<sub>1+</sub> -V<sub>1−</sub>| ≤ 5.05 V.

voltage range is defined as:  $v_{|+} = -0.05 v$  to 5.05 v,  $v_{|-} = -0.05 v$  to 5.05 v, and  $|v_{|+} = -v_{|-}| \le 5.05$ 3. See the Positive and Negative Full-Scale Adjustment section, Unipolar Inputs.

See the Positive and Negative Full-Scale Adjustment section, Bipolar Inputs











FIGURE 4. LOAD CIRCUITS AND WAVEFORMS

### PRINCIPLES OF OPERATION

### power-up calibration sequence

Power-Up calibration is not automatic and calibration is initiated by writing control words to the six least significant bits of the data bus. If addressed or initiated, conversion can begin after the first clock cycle. However, full A/D conversion accuracy is not established until after internal capacitor calibration.

### conversion start sequence

The writing of the conversion command word to the six least significant bits of the data bus, when either  $\overline{CS}$  or  $\overline{WR}$  goes high, initiates the conversion sequence.

### analog sampling sequence

Sampling of the input signal occurs during clock cycles 3 thru 10 of the conversion sequence.

### completed A/D conversion

When INT goes low, conversion is complete and the A/D result can be read. A new conversion can begin immediately. The A/D conversion is complete at the end of clock cycle 27 of the conversion sequence.

### aborting a conversion in process and beginning a new conversion

If a conversion is initiated while a conversion sequence is in process, the ongoing conversion will be aborted and a new conversion sequence will begin.

### reading the conversion result

When both  $\overline{CS}$  and  $\overline{RD}$  go low, all 13 bits of conversion data are output to the I/O bus. The format of the output is extended sign with 2's complement, right justified data. For both unipolar and bipolar cases, the sign bit D12 is low if V<sub>1+</sub> - V<sub>1-</sub> is positive and high if V<sub>1+</sub> - V<sub>1-</sub> is negative.



### general

### reset INT

When reading the conversion data, the falling edge of the first low-going combination of CS and RD will reset INT. The falling edge of the low-going combination of CS and WR will also reset INT.

### ready out

For high-speed microprocessors, READY OUT allows the TLC1225 to insert a wait state in the microprocessor's read or write cycle.

### reference voltage (Vref)

This voltage defines the range for  $|V_{I+} - V_{I-}|$ . When  $|V_{I+} - V_{I-}|$  equals  $V_{ref}$ , the highest conversion data value results. When  $|V_{I+} - V_{I-}|$  equals 0, the conversion data value is zero. Thus, for a given input, the conversion data changes ratiometrically with changes in  $V_{ref}$ .

### TIE HIGH

This pin is a digital input and should be tied high.

### calibration and conversion considerations

Calibration of the internal capacitor and A/D conversion are two separate actions. Each action is independently initiated. A calibration command that calibrates all seven internal capacitors is normally issued before conversion. A conversion command then initiates the A/D conversion. Subsequent conversions can be performed by issuing additional conversion commands. The calibration and conversion commands are totally independent from one another and can be initiated in any order. Calibration and conversion commands require 105 and 27 clock cycles, respectively.

The calibrate and conversion commands are initiated by writing control words on the six least significant bits of the data bus. These control words are written into the IC when either  $\overline{CS}$  or  $\overline{WR}$  goes high. The initiation of these commands is illustrated in the Timing Diagram. The bit patterns for the commands are shown in Table 1.

COMMAND	CE I WD	1.0		I/O	BUS			REQUIRED NUMBER
CONINAND	C3 + WH	DI5	DI4	DI3	DI2	DI1	D10	OF CLOCK CYCLES
Conversion	t	н	L	X	Х	X	L.	27
Calibrate <sup>†</sup>	t	L	х	L	L	L	L	105

### TABLE 1. CONVERSION COMMANDS

<sup>†</sup>Calibration is lost when clock is stopped.

### analog inputs

### differential inputs provide common-mode rejection

The differential inputs reduce common-mode noise. Common-mode noise is noise common to both IN+ and IN- inputs, such as 60-Hz noise. There is no time interval between the sampling of the IN+ and IN- so these inputs are truly differential. Thus, no conversion errors result from a time interval between the sampling of the IN+ and IN- inputs.

### input bypass capacitors

Input bypass capacitors may be used for noise filtering. However, the charge on these bypass capacitors will be depleted during the input sampling sequence when the internal sampling capacitors are charged. Note that the charging of the bypass capacitors through the differential source resistances must keep pace with the charge depletion of the bypass capacitors during the input sampling sequence. Higher source resistances reduce the amount of charging current for the bypass capacitors. Also, note that fast, successive conversion



### TLC1225A, TLC1225B Self-Calibrating 12-bit-plus-sign unipolar or bipolar Analog-to-digital converters

will have the greatest charge depletion effect on the bypass capacitors. Therefore, the above phenomenon becomes more significant as source resistances and the conversion rate (i.e., higher clock frequency and conversion initiation rate) increase.

In addition, if the above phenomenon prevents the bypass capacitors from fully charging between conversions, voltage drops across the source resistances will result due to the ongoing bypass capacitor charging currents. The voltage drops will cause a conversion error. Also, the voltage drops increase with higher  $|V_{I+} - V_{I-}|$  values, higher source resistances, and lower charge on the bypass capacitors (i.e., faster conversion rate).

For low-source-resistance applications ( $R_{SOURCe} < 100 \Omega$ ), a 0.001- $\mu$ F bypass capacitor at the inputs will prevent pickup due to the series lead inductance of a long wire. A 100- $\Omega$  resistor can be placed between the capacitor and the output of an operational amplifier to isolate the capacitor from the operational amplifier.

### input leads

The input leads should be kept as short as possible, since the coupling of noise and digital clock signals to the inputs can cause errors.

### power supply considerations

Noise spikes on the V<sub>CC</sub> lines can cause conversion error. Low-inductance tantalum capacitors (> 1  $\mu$ F) with short leads should be used to bypass ANLG V<sub>CC</sub> and DGTL V<sub>CC</sub>. A separate regulator for the TLC1225A or TLC1225B and other analog circuitry will greatly reduce digital noise on the supply line.

### positive and negative full-scale adjustment

### unipolar inputs

Apply a differential input voltage that is 0.5 LSB below the desired analog full-scale voltage (VFS) and adjust the magnitude of the REF input so that the output code is just changing from 0.1111.1111.1110 to 0.1111.1111.1111. If this transition is desired for a different input voltage, the reference voltage can be adjusted accordingly.

### bipolar inputs

First, follow the procedure for the unipolar case.

Second, apply a differential input voltage so that the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000. Call this actual differential voltage V $\chi$ . The ideal differential voltage for this transition is:

$$-V_{FS} + \frac{V_{FS}}{8192}$$
 (1)

The difference between the actual and ideal differential voltages is:

$$Delta = V_X - \left(-V_{FS} + \frac{V_{FS}}{8192}\right)$$
(2)

Then apply a differential input voltage of:

$$V_{X} - \frac{\text{Delta}}{2}$$
(3)

and adjust  $V_{ref}$  so the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000 0000. This procedure produces positive and negative full-scale transitions with symmetrical minimum error.











### **TYPICAL APPLICATIONS (Continued)**



FIGURE 7. INPUT PROTECTION



NOTES: A. V<sub>I</sub> = 0.15 × ANLG V<sub>CC+</sub>. B. 15% of ANALOG V<sub>CC</sub>  $\leq$  V<sub>XDR</sub>  $\leq$  85% of ANALOG V<sub>CC</sub>





Product Previews

### TLC5502 8-BIT ANALOG-TO-DIGITAL CONVERTER

		D3220,	ARY 1989
•	8-Bit Resolution	N PACKAGE	
•	0.2% Linearity	(TOP VIEW)	
•	Maximum Conversion Rate 25 MHz Typ 20 MHz Min	DGTL GND $\begin{bmatrix} 1 \\ 0 \end{bmatrix}$ $\begin{bmatrix} 22 \\ 21 \end{bmatrix}$ ANLG GND (LSB) DO $\begin{bmatrix} 2 \\ 21 \end{bmatrix}$ DGTL VDD D1 $\begin{bmatrix} 3 \\ 20 \end{bmatrix}$ ANLG VDD	
•	Analog Input Voltage Range V <sub>CC</sub> to V <sub>CC</sub> – 2 V	D2 4 19 REFB D3 5 18 ANLG INPUT	
•	Analog Input Dynamic Range 2 V to 5 V	D4_6 17 ANLG INPUT D5 7 16 REFM	
•	TTL Digital I/O Level	D6 🛛 8 15 🗋 REFT	
•	Low Power Consumption 200 mW Typ	(MSB) D7 9 14 ANLG VDD . CLK 10 13 DGTL VDD	
•	5-V Single-Supply Operation	DGTL GND 11 12 ANLG GND	

Interchangeable with Fujitsu MB40578

### description

The TLC5502 is a low-power ultra-high-speed video-band analog-to-digital converter that uses the LinEPIC<sup>\*\*</sup> 1- $\mu$ m CMOS process. It utilizes the full-parallel comparison (flash method) for high-speed conversion. It converts wide-band analog signals (such as a video signal) to a digital signal at a sampling rate of dc to 30 MHz. Because of such high-speed capability, the TL5502 is suitable for digital video applications such as digital TV, video processing with a computer, or radar signal processing.

The TL5502 is characterized for operation from 0°C to 70°C.

### functional block diagram



LinEPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice



Copyright © 1989, Texas Instruments Incorporated

### TLC5502 8-BIT ANALOG-TO-DIGITAL CONVERTER

equivalents of analog input circuit



equivalent of digital input circuit







_				-	_		_	_	_		
CTED	ANALOG INPUT		D	GIT	AL	01	JTP	UT			
SILF	VOLTAGE <sup>†</sup>		CODE								
0	2.960 V	Ł	L	Ł	L	L	L	L	L		
1	2.968 V	L	L	Ł	L	L	L	L	н		
	1				1			1			
127	3 976 V	L	н	н	н	н	н	н	н		
128	3 984 V	н	L	L	L	L	L	L,	L		
129	3.992 V	н	L	L	L	L	L	L	н		
100						I					
254	4.992 V	н	н	н	н	н	н	н	L		
255	5.000 V	Н	н	н	н	н	н	н	н		

FUNCTION TABLE

<sup>†</sup>These values are based on the assumption that  $V_{refB}$  and  $V_{refT}$  have been adjusted so that the voltage at the transition from digital 0 to 1 (V<sub>ZT</sub>) is 2.964 V and the transition to full scale (V<sub>FT</sub>) is 4.966 V. 1LSB = 8 mV.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG VDD	-0.5 V to 7 V
Supply voltage range, DGTL VDD	-0.5 V to 7 V
Input voltage range at digital input, VI	-0.5 V to 7 V
Input voltage range at analog input, VI0.5 V to AN	-G VDD+0.5 V
Analog reference voltage range, Vref0.5 V to AN	-G VDD + 0.5 V
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, ANLG VDD	4.75	5	5.25	V
Supply voltage, DGTL VDD	4.75	5	5.25	v
High-level input voltage, VIH	2			v
Low-level input voltage, VIL			0.8	V
Input voltage at analog input, V	0		5	v
Analog reference voltage (top side), V <sub>refT</sub>	3		ANLG GND	v
Analog reference voltage (bottom side), V <sub>refB</sub>	ANLG GND		3	v
Differential reference voltage, V <sub>refT</sub> - V <sub>refB</sub>	2		5	v
High-level output current, IOH			-400	μA
Low-level output current, IOL			4	mA
Clock pulse duration, high-level or low-level, tw	25			ns
Operating free-air temperature, T <sub>A</sub>	0		70	°C





### TLC5502 8-BIT ANALOG-TO-DIGITAL CONVERTER

### electrical characteristics over operating supply voltage range, $T_A = 25 \,^{o}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -400 \ \mu A$	2.4			V
VOL	Low-level output voltage	IOL = 4 mA			0.4	v
Ц	Analog input current	VI = 4 V			15	μA
Чн	Digital high-level input current	V <sub>1</sub> = 5 V			1	μA
μL	Digital low-level input current	$V_{\parallel} = 0$			- 1	μA
-li	Digital input current	V <sub>1</sub> = 7 V			100	μA
IrefB	Reference current	V <sub>refB</sub> = 3 V		- 10		mA
IrefT	Reference current	$V_{refT} = 5 V$		- 10		mA
ri	Analog input resistance		1			MΩ
Ci	Analog input capacitance			50	75	рF
1cc	Supply current			40	60	mA

### operating characteristics over operating supply voltage range, $T_A = 25 \,^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EL	Linearity error				±0.2	%FSR
fmax	Maximum conversion rate		20	30		MHz
td	Digital output delay time	See Figure 3		15	30	ns

timing diagram







## NOTE 2: This curve is based on the assumption that $V_{refB}$ and $V_{refT}$ have been adjusted so that the voltage at the transition from digital 0 to 1 ( $V_{ZT}$ ) is 4.000 V and the transition to full scale ( $V_{FT}$ ) is 4.992 V. 1 LSB = 16 mV.



### TLC5502 8-BIT ANALOG-TO-DIGITAL CONVERTER



# Product Previews



### TLC5602 LinePIC™ 8-BIT DIGITAL-TO-ANALOG CONVERTER

D3224, FEBRUARY 1989

- 8-Bit Resolution
- ±0.2% Linearity
- Maximum Conversion Rate . . . 30 MHz Typ 20 MHz Min
- Analog Output Voltage Range of VCC to VCC - 1 V
- TTL Digital Input Voltage
- 5-V Single Power Supply Operation
- Low Power Consumption . . .
  80 mW Typical
- Interchangeable with Fujitsu MB40778

### description

The TLC5602 is a low-power ultra-high speed video digital-to-analog converter that uses the LinEPIC<sup>™</sup> 1-µm CMOS process. The TL5602 converts digital signals to analog signals at a sampling rate of dc to 20 MHz. Because of high-speed operation, the TLC5602 is suitable for digital video applications such as digital television, video processing with a computer, and radar-signal processing.

The TLC5602 is characterized for operation from 0 °C to 70 °C.

DUAL-I	N-	LINE PAC	KAGE
(	тс	P VIEW)	
ANLG GND	1	U18	DO (LSB)
DGTL VDD	2	17	D1
COMP	3	16	D2
REF	4	15	D3

14 D4

13 D5

10 CLK

11 D7 (MSB)

5

N

FUNCTION TABLE

			DIC	GITAL	INPL	ITS			OUTPUT
STEP	D7	D6	D5	D4	D3	D2	D1	DO	VOLTAGE
0	L	L	L	L	L	L	L	L	3.980 V
1	L	L	L	L	L	L	L	н	3.984 V
1				1					1
127	L	н	н	н	н	н	н	н	4.488 V
128	н	L	L	L	L	L	L	L	4 492 V
129	н	L	L	L	L	L	L	н	4.496 V
1									
254	н	н	н	н	н	н	н	L	4.996 V
255	н	н	н	н	н	н	н	н	5.000 V

 $^{\dagger}$ For V<sub>DD</sub> = 5 V, V<sub>ref</sub> = 3.976 V.

ANLG VDD

ANLG VDD 7

DGTL VDD 8

DGTL GND 9

A OUT 6

functional block diagram



LinEPIC is a trademark of Texas Instruments Incorporated.



Copyright © 1989, Texas Instruments Incorporated

### TLC5602 LinePIC™ 8-BIT DIGITAL-TO-ANALOG CONVERTER

schematic of digital input and analog output



<sup>†</sup>ANLG GND and DGTL GND are not connected internally and should be tied together as close to the device as possible.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG VDD, DGTL VDD	-0.5 V to 7 V
Digital input voltage range, VI	-0.5 V to 7 V
Analog reference voltage range, Vref 3.5 V	to VDD + 0.5 V
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VDD	4.75	- <u> </u>	5.25	v
Analog reference voltage, Vref (see Note 1)	3.8	4	4.2	v
High-level input voltage, VIH	2			v
Low-level input voltage, VIL			0.8	v
Pulse duration, CLK high or low, tw	25			ns
Setup time, data high before CLK <sup>†</sup> , t <sub>SU</sub>	12.5			ns
Hold time, data high after CLKt, th	12.5	5-10-1 1		ns
Phase compensation capacitance, C <sub>comp</sub> (see Note 2)	1			μF
Operating free-air temperature, TA	0		70	°C

NOTES: 1.  $V_{ref}$  should be greater than or equal to  $V_{DD}$  - 1.2 V.

2. The phase compensation capacitor should be connected between COMP and ANLG GND.



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

-	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Чн	High-level input current	$V_{DD} = 5.25 V, V_1 = 2.7 V$			1	μA
HL.	Low-level input current	$V_{DD} = 5.25 V, V_1 = 0.4 V$			- 1	μA
Iref	Input reference current	V <sub>ref</sub> = 4 V			1	μA
VFS	Full-scale analog output voltage		V <sub>DD</sub> - 15	VDD	V <sub>DD</sub> + 15	mV
Vzs	Zero-scale analog output voltage	$v_{DD} = 5 v, v_{ref} = 4 v$	3.919	3.98	4 042	V
ro	Output resistance	$T_A = 25^{\circ}C$	60		100	Ω
Ci	Input capacitance	f <sub>clock</sub> = 1 MHz, T <sub>A</sub> = 25 °C		15		pF
DD	Supply current	$V_{ref} = 4.05 V$		16	25	mA

### operating characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
EL	Linearity error, best-straight-line				±0.2%	
ED	rity error, differential				±0.1%	
Gdiff	ential gain	NTSC 40 IRE modulated ramp,	· ·		2%	
¢diff	Differential phase	f <sub>clock</sub> = 14.3 MHz			2°	
tpd	Propagation delay, CLK to analog output	C <sub>L</sub> = 10 pF		25 '	t i	1.5
ts	Settling time to within ½LSB	C <sub>L</sub> = 10 pF		30		fes.

<sup>†</sup>All typical values are at V<sub>DD</sub> = 5 V and T<sub>A</sub> = 25 °C.







### TLC5602 LinePIC™ 8-BIT DIGITAL-TO-ANALOG CONVERTER





M Product Previews

D2166, OCTOBER 1986-REVISED FEBRUARY 1989

- Advanced LinCMOS™ Silicon-Gate Technology
- Monotonic Over the Entire A/D Conversion Range
- **Fast Settling Time**
- **CMOS/TTL** Compatible
- Four-Quadrant Multiplication
- Designed to be Interchangeable with Analog Devices AD7533, AD7520, and PMI PM-7533

KEY PERFORM.	ANCE
SPECIFICATIO	ONS
Resolution	10 Bits
Linearity Error	1/2 LSB
Power Dissipation	30 mW
Cottine Time	150

### description

The TLC7533 and AD7533 are Advanced LinCMOS<sup>™</sup> 10-bit digital-to-analog converters featuring two- and four-quadrant multiplication.

The TLC7533 and AD7533 are functionally equivalent to the AD7520 and have the same pinout. Texas Instruments advanced thin-filmon-monolithic-CMOS fabrication process provides 10-bit linearity without laser trimming.

The TLC7533 and AD7533 feature TTL or CMOS compatibility with low input leakage currents from 5-V to 15-V power supplies. Output scaling is provided by an internal feedback resistor and an external operational amplifier. Either positive or negative reference voltages can be used.

The TLC7533C and AD7533I are characterized for operation from -25°C to 85°C. The TLC7533L and AD7533C are characterized for operation from 0°C to 70°C.



**FN CHIP CARRIER PACKAGE** (TOP VIEW)



NC-No internal connections

### AVAILABLE OPTIONS

SYMBOL	IZATION <sup>†</sup>	OPERATING
DEVICE	PACKAGE SUFFIX	TEMPERATURE RANGE
TLC7533C	D, FN, N	0°C to 70°C
TLC7533I	D, FN, N	-25°C to 85°C
AD7533C	FN, N	-25°C to 85°C
AD7533L	FN, N	0°C to 70°C

<sup>†</sup> In many instances, these ICs may have both TLC7533 and AD7533 labeling on the package.

Product Previews

3-65

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, Von (see Note 1)
Digital input voltage, VI
Output voltage at T <sub>A</sub> = 25 °C, OUT1 and OUT2 ±25 V
RFB to ground at $T_A = 25^{\circ}C_{\dots} -0.3 \text{ V to V}_{DD}$
Reference voltage, Vref ±25 V
Operating free-air temperature range: TLC7533I, AD7533C25°C to 85°C
TLC7533C, AD7533L 0°C to 70°C
Storage temperature range
Case temperature for 10 seconds: FN package 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °C

NOTE 1: All voltage values are with respect to the network ground terminal.

### recommended operating conditions

		MIN N	OM MAX	UNIT
Supply voltage, VDD		5	16.5	v
Reference voltage, Vref			10	v
High-level input voltage, VIH		2.4		v
Low-level input voltage, VIL			0.8	v
Operation from air terrerut of T	TLC7533I, AD7533C	- 25	85	
Operating free-air temperature, 1A	TLC7533C, AD7533L	0	70	°C

# electrical characteristics over recommended operating temperature range, $V_{DD}$ = 15 V, $V_{ref}$ = ±10 V, OUT1 and OUT2 at 0 V (unless otherwise noted)

	PARAMETER		TEST CONDITIC	INS	MIN	MAX	UNIT	
llikg	Input leakage current		V <sub>I</sub> = 0 or V <sub>DD</sub>			±1	μA	
ri	Input resistance, REF (se	e Note 2)			5	20	kΩ	
	a produce de la secono de	OUTI		Full range	1	± 200		
1		0011	Digital inputs at VIL	25 °C				
Olkg	Output leakage current	OUTO		Full range		з.	nA	
		0012	Digital inputs at VIH	25°C	1			
1	Supply voltage sensitivity	1	V <sub>DD</sub> = 14 V to 17 V,	Full range		0		
KSVS	ΔAV/ΔVDD (see Note 3)		Digital inputs at VIH or VIL	25°C		0.005	%/%	
IDD	Supply current					2	mA	
Ci	Input capacitance		VI = O or VDD		1	5	pF	
1.000		OUT1	Distant is a set of			100		
~	0	OUT2	Digital inputs at VIH			35	-	
<b>C</b> 0	Output capacitance	OUT1	Distant is served by		1 Acres 1	36	p⊦	
		OUT2						

NOTES: 2. Temperature coefficient is approximately - 300 ppm/°C.

3. Av is the ratio of the D/A external operational amplifier output voltage to the REF input voltage when using the internal feedback resistor.



operating characteristics over recommended operating free-air temperature range,  $V_{DD} = 15 V$ ,  $V_{ref} = 10 V$ , OUT1 and OUT2 at 0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
Relative accuracy	See Note 4			±0.05	%FSR
		Full range		±1.5	0/ 55
Gain error	Digital inputs = VIH, See Notes 4 and 5	T. 3		±1.4	7013
	To $\pm 0.05\%$ FSR, R <sub>L</sub> = 100 $\Omega$			150	
Output current settling time	Digital inputs changing from VIH to VIL, or V	/IL to VIH		150	115
C	Digital inputs at VIL,			+0.1	%ESB
reeathrough error	$V_{ref} = \pm 10 V$ sine wave at 100 kHz			701	201 011

NOTES 4. Practical Full Scale Range (FSR) =  $V_{ref}$  - 1 LSB.

 Gain error is measured using an internal feedback resistor, Full Scale (FS) = V<sub>ref</sub> (1023/1024). Maximum gain change from T<sub>A</sub> = 25 °C to minimum or maximum temperature is ±0.1% FSR.



### PRINCIPLES OF OPERATION

The TLC7533 and AD7533 are 10-bit multiplying D/A converters consisting of an inverted R-2R ladder and analog switches. Binary-weighted currents are switched between the OUT1 and OUT2 bus lines by NMOS current switches. The on-state resistances of these switches are binarily scaled so that the voltage drop across every switch is the same. The OUT1 and OUT2 bus lines should be maintained at the same potential so that the current in each ladder leg remains constant and is independent of the switch state. Most applications require only the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is shown in Figure 1. With all of the digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2 as shown in Figure 2. The current source  $I_{ref}/1024$  represents the constant current flowing through the termination resistor of the R-2R ladder; while the current source  $I_{lkg}$  represents leakage currents to the substrate. The output capacitances,  $C_{o(1)}$  and  $C_{o(2)}$ , are due to the capacitance of the NMOS current switches and vary with the switch state. With all digital inputs low, all of the current switches and the entire resistor ladder are switched to the OUT2 bus line. The capacitance appearing at OUT2 is a maximum of 100 pF; at OUT1 there is a maximum of 35 pF. With all digital inputs high, all of the current switches are switched to OUT1, and 100 pF maximum appears at OUT1. A maximum of 35 pF appears at OUT2 as shown in Figure 3.



FIGURE 1. SIMPLIFIED D/A CIRCUIT - ALL DIGITAL INPUTS LOW







ALL DIGITAL INPUTS HIGH



### TYPICAL APPLICATION DATA

The TLC7533 and AD7533 are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figures 4 and 5. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



FIGURE 4. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)





NOTES: 6. R<sub>A</sub> and R<sub>B</sub> are used only if gain adjustment is required. 7. C<sub>1</sub> (10-33 pF) may be required for phase compensation when using high-speed op-amps

TABLE 1. UNI	POLAR	BINARY	CODE
--------------	-------	--------	------

DAC DIGITAL INPUT MSB LSB <sup>†</sup>	ANALOG OUTPUT
1111111111	VI (1023.1024)
100000001	- VI (513/1024)
1000000000	-VI (512/1024)V <sub>ref</sub> /2
0111111111	V <sub>I</sub> (511'1024)
000000001	- VI (1/1024)
000000000	$-V_{1}(0/1024) = 0$

(2 10) VI

 $(2 - 9) V_1$ 

† 1 LSB

+1 LSB

### TABLE 2. BIPOLAR (OFFSET BINARY) CODE

MSB LSB <sup>‡</sup>	C DIGITAL INPUT MSB LSB <sup>‡</sup> ANALOG OUTPUT	
1111111111	+ V <sub>I</sub> (511/512)	
1000000001	+ V <sub>I</sub> (1/512)	
1000000000	0	
0111111111	- V <sub>I</sub> (1/512)	
000000001	- VI (511/512)	
0000000000	$-V_{I}(512/512) = -V_{I}$	



### TYPICAL APPLICATION DATA

The TLC7533 and AD7533 may be used in voltage output operation as shown in Figure 6. In this configuration, the input voltage is applied to the OUT1 terminal and the output voltage is taken from the REF terminal. The output voltage varies with the digital input code according to the equation shown. The output should be buffered to prevent loading errors due to the high output resistance of this circuit (typically 10 k $\Omega$ ). The input voltage should not exceed 1.5 V to ensure nonlinearity errors less than 1 LSB.





By connecting the DAC in the feedback of an op-amp as shown in Figure 7, the circuit behaves as a programmable gain amplifier with the transfer function:

$$V_0 = -V_1 \left(\frac{1024}{D}\right)$$

where D = Digital Input Code (expressed as a decimal number)



FIGURE 7. PROGRAMMABLE GAIN AMPLIFIER



### TYPICAL APPLICATION DATA

The programmable function generator shown in Figure 8 produces both square and triangular wave output at a frequency determined by the digital input code. The digital input of the digitally programmable limit detector shown in Figure 9 determines the trip point of the PASS/FAIL output. For a digital input of 00000 00000, the threshold is 0 V, for 11111 11111, the threshold is  $-V_{ref}$ .



FIGURE 8. PROGRAMMABLE FUNCTION GENERATOR









FIGURE 10. MODIFIED SCALE-FACTOR AND OFFSET



FIGURE 11. 10-BIT AND SIGN MULTIPLYING D/A

