LEARNING CENTER

9900

Family Systems Design

and Data Book

μP

MICROPROCESSOR SERIES™

1st Edition

Basic Decisions in System Design 1

Product Selection Guide 2

A First Encounter:
Getting Your Hands on a 9900 3

Hardware Design:
Architecture and Interfacing Techniques 4

Software Design:
Programming Methods and Techniques 5

Instruction Set 6

Program Development: Software Commands—
Descriptions and Formats 7

Product Data Book 8

Applications 9

Glossary, Appendix

9900 Family Products

PRODUCT AND AVAILABILITY INFORMATION:

- Contact a TI Sales Office or authorized Distributor.

Additional copies of the 9900 Family System Design Book LCC4400:

- Contact an authorized distributor, or send purchase order to:

  Texas Instruments Incorporated
  P.O. Box 225012 M/S 54
  Dallas, Texas 75265

Complete worldwide listing of TI Sales Offices and Distributors in the appendix on pages A-15 and A-16.

9900 Family Systems Design

and Data Book

FIRST EDITION

By:

William D. Simpson, MSEE, Staff Consultant
Gerald Luecke, MSEE, Manager of Technical Product Development
Don L. Cannon, PhD., Staff Consultant
David H. Clemens, Staff Consultant

Texas Instruments Learning Center

and

The Engineering Staff of Texas Instruments Incorporated

TEXAS INSTRUMENTS
INCORPORATED

P.O. Box 1443 M/S 6404
Houston, Texas 77001

LCC4400
97049-118-NI

Printed in U.S.A.

Acknowledgement:

Many members of the engineering and marketing staff of Texas Instruments Incorporated have contributed previously authored materials for the content of this book. The contributions, which are significant but are too numerous to identify individually, have been edited and combined with original authored material into the present book written by the Texas Instruments Learning Center and its staff consultants.

A final review and edit was done by the 9900 Family marketing and engineering staffs.

Design and artwork by:

Schenck, Plunk & Deason

ISBN 0-89512-026-7
Library of Congress Catalog Number: 78-058005

IMPORTANT

Texas Instruments makes no warranty, either express or implied, including but not limited to any implied warranties of merchantability and fitness for a particular purpose, regarding these materials and makes such materials available solely on an "as-is" basis.

In no event shall Texas Instruments be liable to anyone for special, collateral, incidental, or consequential damages in connection with or arising out of the purchase or use of these materials and the sole and exclusive liability to Texas Instruments, regardless of the form of action, shall not exceed the purchase price of this book.

Copyright © 1978 Texas Instruments Incorporated. All rights reserved.

Unless otherwise noted, this publication, or parts thereof, may not be reproduced in any form by photographic, electrostatic, mechanical, or any other method, for any use, including information storage and retrieval.

For condition of use and permission to use materials contained herein for publication in other than the English language, apply to Texas Instruments Incorporated.

For permissions and other rights under this copyright, please write Texas Instruments Learning Center, P.O. Box 225012 MS-54, Dallas, Texas 75265.

Chapter 1. Basic Decisions in System Design 1-1

Introduction 1-2
The Impact of Semiconductors 1-3
Applications of Programmable Semiconductors 1-11
Single-Chip Microcomputer Applications 1-12
Multi-Chip Microcomputer Applications 1-13
Building a Microprocessor Based System 1-15
Basic Hardware Components 1-15
Programming for Microcomputers 1-17
Which Microprocessor or Microcomputer to Use 1-20
Evolution of Memory-to-Memory Architecture 1-22
Getting up to Speed on Microprocessors 1-30
Bibliography 1-31
Books 1-31
Articles 1-32
List of Periodicals to be Monitored 1-32

Chapter 2. Product Selection Guide 2-1

The 9900 Family — What Is It? 2-2
Family Overview 2-2
The Hardware Family 2-2
The Software and Development Systems Support 2-2
Typical Applications 2-8
Hardware Selection 2-9
The Component Route: CPU 2-10
CPU Selection 2-12
Flexible I/O 2-14
Family Members Fitted to the Application 2-15
Interrupt Flexibility 2-15
Advantages of 9900 Family CPUs 2-15
True Compatibility 2-15
Lower Costs 2-15
Instruction Set 2-16
Memory-to-Memory Architecture 2-16
The Component Route: Peripherals 2-17
Interface Techniques 2-18
Serial I/O for Data Communications 2-18
Parallel I/O 2-18
Clock and Support Logic 2-21
Cost Effectiveness of NMOS LSI 2-22
CRU Interface 2-23
The Component Route: Memory 2-23
The Component Route: Miscellaneous Components 2-28
The Modular Route: Microcomputer Modules 2-29
The Minicomputer Route 2-34

9900 Family Software and Development Systems . . . 2-36
Importance of Software . . . 2-36
Software Development Systems . . . 2-37
Support Software and Firmware . . . 2-46

Chapter 3. A First Encounter: Getting Your Hands on a 9900 . . . 3-1

Purpose . . . 3-2
Where to Begin . . . 3-2
What You Have . . . 3-3
Getting It Together . . . 3-5
Unpacking and Checking the Microcomputer (TM 990/100M-1) . . . 3-13
Connecting the Microterminal TM 990/301 . . . 3-15
Operating the Microcomputer . . . 3-15
Telling the Microcomputer What to Do . . . 3-18
How Was It Done? . . . 3-24
Back to Basics . . . 3-25
Registers . . . 3-26
Workspace . . . 3-28
SBZ and SBO Instructions . . . 3-30
I/O Selection . . . 3-32
TB Instruction . . . 3-34
Idea to Flowchart . . . 3-35
Flow Charts . . . 3-36
WAIT Subroutine . . . 3-38
Subroutine Jump . . . 3-39
A Loop Within the WAIT Subroutine . . . 3-41
Loading a Register for the Time Delay . . . 3-42
Where Does the Program Start? . . . 3-43
Writing the Program . . . 3-45
WAIT Subroutine Call . . . 3-46
Return from WAIT Subroutine . . . 3-47
Writing the Machine Code . . . 3-52
Immediate Instructions . . . 3-52
Instructions SBO, SBZ . . . 3-54
Instruction BL . . . 3-55
Miscellaneous Instructions . . . 3-55
Jump Instructions . . . 3-56
Summary . . . 3-59
Assembly Language Program: Table 3-2 . . . 3-60

Chapter 4. Hardware Design: Architecture and Interfacing Techniques . . . 4-1

Introduction . . . 4-2
Architecture . . . 4-5
Basic Microprocessor Chip . . . 4-5
Microprocessor Registers . . . 4-5
Memory-to-Memory Architecture . . . 4-9
Context Switching . . . 4-11

Memory 4-12
Memory Organization 4-13
Memory Control Signals 4-15
Static Memory 4-23
Dynamic Memory 4-25
Buffered Memory 4-28
Memory Parity 4-28
Memory Layout 4-30
Instruction Execution 4-32
Timing 4-32
Cyclic Operation 4-35
Input/Output 4-42
Direct Memory Access 4-42
Memory Mapped I/O 4-43
Communications Register Unit (CRU) 4-45
CRU Interface 4-46
CRU Interface Logic 4-46
Expanding CRU I/O 4-47
CRU Machine Cycles 4-47
CRU Data Transfer 4-51
CRU Paper Tape Reader Interface 4-54
Burroughs SELF-SCAN Display Interface 4-57
Interrupts 4-59
Reset 4-60
Load 4-61
Basic Machine Cycle 4-63
Maskable Interrupts 4-64
Interrupt Service 4-64
Interrupt Signals 4-66
Interrupt Masking 4-67
Interrupt Processing Example 4-70
Electrical Requirements 4-71
Understanding the Electrical Specifications 4-71
Detailed Electrical Interface Specifications (TMS 9900) 4-75
TMS 9900 Clock Generation 4-75
TMS 9900 Signal Interfacing 4-78
TMS 9940 Microcomputer 4-82
Pin Assignments and Functional Control 4-83
Interrupts 4-83
Decrementer 4-86
CRU Implementation 4-86
Multiprocessor System Interface (MPSI) 4-87
Summary 4-88

Complete Listing of Machine Cycles 4-89
Machine Cycles 4-89
9900 Machine Cycle Sequences 4-90
Terms and Definitions 4-90
Data Derivation Sequences 4-91
Workspace Register 4-91
Workspace Register Indirect 4-91
Workspace Register Indirect Auto-Increment (Byte Operand) 4-91
Workspace Register Indirect Auto-Increment (Word Operand) 4-91
Symbolic 4-92
Indexed 4-92
Instruction Execution Sequences 4-92
A, AB, C, CB, S, SB, SOC, SOCB, SZC, SZCB, MOV, MOVB, COC, CZC, XOR 4-92
MPY (multiply) 4-93
DIV (divide) 4-94
XOP 4-94
CLR, SETO, INV, NEG, INC, INCT, DEC, DECT, SWPB 4-95
ABS 4-95
X 4-96
B 4-96
BL 4-96
BLWP 4-97
LDCR 4-97
STCR 4-98
SBZ, SBO 4-99
TB 4-99
JEQ, JGT, JH, JHE, JL, JLE, JLT, JMP, JNC, JNE, JNO, JOC, JOP 4-99
SRA, SLA, SRL, SRC 4-100
AI, ANDI, ORI 4-100
CI 4-101
LI 4-101
LWPI 4-101
LIMI 4-101
STWP, STST 4-102
CKON, CKOF, LREX, RSET 4-102
IDLE 4-102
RTWP 4-103
Machine-Cycle Sequences in Response to External Stimuli 4-103
RESET 4-103
LOAD 4-104
Interrupts 4-105
Timing 4-105

Chapter 5. Software Design: Programming Methods and Techniques 5-1

9900 Architecture 5-2
- Instruction Register and Cycle 5-4
- Program Counter (PC) 5-6
- Status Register (ST) 5-7
- Workspace Pointer (WP) 5-8
- Program Environment or Context 5-9

Memory Organization 5-10
- ROM/RAM Partitioning 5-11
- Reserved Memory 5-11

Workspace Utilization 5-12
- The Workspace Concept and Uses 5-12
- Dedicated Areas of Workspaces 5-15
- Workspace Location 5-17

Subroutine Techniques 5-19
- Types of Subroutines 5-19
- Parameter Passing 5-25
- Multiple Level Shared Workspace Subroutines 5-28
- Shared Workspace Mapping 5-28
- Re-entrant Programming 5-30

Programming Tasks 5-33
- Initialization 5-33
- Masking and Testing 5-35
- Arithmetic Operations 5-38

Input/Output 5-43
- Memory Mapped Input/Output 5-43
- CRU Input/Output 5-44
- Input/Output Methods 5-45

Chapter 6. Instruction Set 6-1

Software Features of the 9900 6-2
- Processor Registers and System Memory 6-2
  - Program Counter 6-3
  - Workspace 6-3
  - Status Register 6-4
- Addressing Modes 6-6
  - Workspace Register Addressing 6-6
  - Workspace Register Indirect Addressing 6-6
  - Workspace Register Indirect Addressing with Autoincrement 6-6
  - Symbolic or Direct Addressing 6-7
  - Indexed Addressing 6-8
  - Special Addressing Modes 6-8

Assembly Language Programming Information 6-10
- Assembly Language Formats 6-10
- Terms and Symbols 6-11
- Survey of the 9900 Instruction Set 6-13

TABLE OF CONTENTS

Instruction Descriptions 6-16
Data Transfer Instructions 6-18
LI Load Immediate 6-18
LIMI Load Interrupt Mask Immediate 6-18
LWPI Load Workspace Pointer Immediate 6-19
MOV Move Word 6-19
MOVB Move Byte 6-20
SWPB Swap Bytes 6-21
STST Store Status 6-21
STWP Store Workspace Pointer 6-22
Arithmetic Instructions 6-23
A Add Words 6-23
AB Add Bytes 6-24
AI Add Immediate 6-25
S Subtract Words 6-25
SB Subtract Bytes 6-26
INC Increment 6-27
INCT Increment by Two 6-27
DEC Decrement 6-28
DECT Decrement by Two 6-28
NEG Negate 6-29
ABS Absolute Value 6-29
MPY Multiply 6-30
DIV Divide 6-31
Comparison Instructions 6-32
C Compare Words 6-32
CB Compare Bytes 6-33
CI Compare Immediate 6-34
COC Compare Ones Corresponding 6-34
CZC Compare Zeroes Corresponding 6-35
Logic Instructions 6-36
ANDI AND Immediate 6-36
ORI OR Immediate 6-37
XOR Exclusive OR 6-38
INV Invert 6-38
CLR Clear 6-39
SETO Set to One 6-39
SOC Set Ones Corresponding 6-40
SOCB Set Ones Corresponding, Byte 6-40
SZC Set to Zeroes Corresponding 6-41
SZCB Set to Zeroes Corresponding, Bytes 6-42
Shift Instructions 6-43
SRA Shift Right Arithmetic 6-43
SLA Shift Left Arithmetic 6-44
SRL Shift Right Logical 6-45
SRC Shift Right Circular 6-45

Unconditional Branch Instructions 6-46
B Branch 6-46
BL Branch and Link. . . . 6-47
BLWP Branch and Load Workspace Pointer 6-48
XOP Extended Operation 6-49
RTWP Return with Workspace Pointer 6-50
JMP Unconditional Jump. . . . 6-50
X Execute. . . . 6-51
Conditional Jump Instructions. . . . 6-52
JH, JL, JHE, JLE, JGT, JLT, JEQ, JNE, JOC, JNC, JNO, JOP 6-52
CRU Instructions 6-53
SBO Set Bit to Logic One 6-53
SBZ Set Bit to Logic Zero 6-54
TB Test Bit 6-54
LDCR Load CRU U. . . . 6-55
STCR Store CRU 6-57
Control Instructions 6-58
LREX, CKOF, CKON, RSET, IDLE, ... 6-58
Special Features of the 9940. . . . 6-59
LIIM Load Immediate Interrupt Mask 6-59
XOP Extended Operation 6-60
DCA Decimal Correct Addition 6-61
DCS Decimal Correct Subtraction 6-62

Chapter 7. Program Development: Software Commands — Descriptions and Formats 7-1

Introduction 7-2
Assembly Language Programming: Formats and Directives 7-3
Assembly Language Application 7-4
Assembly Language Formats 7-4
Terms and Symbols 7-6
Assembler Directives 7-8
Program Linkable Directives 7-15
Assembler Output 7-15
9900 Reference Data 7-17
TM990/402 Line-by-Line Assembler User's Guide 7-25
General 7-26
Installation 7-26
Operation 7-27
Setup 7-27
Inputs to Assembler 7-27
Exiting to the Monitor 7-32
Pseudo-Instructions. . . . 7-32
TIBUG Monitor 7-33
TM990/302 Software Development Board 7-37
TXDS Commands for FS990 Software Development System 7-43
AMPL Reference Data 7-50
POWER BASIC MP 307. . . . 7-66
Cross Support 7-76

Chapter 8. Product Data Book 8-1

Introduction 8-2
Family Description 8-2
Common Key Features 8-3
Key Features of Specific Devices 8-4
Organization of CPU Data Manuals and Instruction Set 8-5
TMS 9900 8-6
Architecture 8-7
TMS 9900 Electrical Specifications 8-24
TMS 9900-40 Electrical Specifications 8-28
SBP 9900A 8-30
Architecture 8-31
Interfacing 8-47
Power Source 8-50
Electrical Specifications 8-52
TMS 9980A/TMS 9981 8-56
Architecture 8-58
Electrical Specifications 8-82
TMS 9940 8-85
Architecture 8-87
Instruction Set . . . . . 8-10?
EPROM Programming 8-10
Test Function 8-109
Electrical Specifications 8-109
Design Support 8-111
TMS 9985 — A Summary 8-113
9900 Instruction Set 8-125
Peripheral and Interface Circuits 8-137
TMS 9901 Programmable Systems Interface 8-138
TMS 9902 Asynchronous Communications Controller 8-160
TMS 9903 Synchronous Communications Controller 8-194
TIM 9904 Four-Phase Clock Generator Driver 8-249
TIM 9905 Data Selectors/Multiplexers 8-263
TIM 9906 8-Bit Addressable Latches 8-266
TIM 9907 8-Line-to-3-Line Priority Encoder 8-269
TIM 9908 8-Line-to-3-Line Priority Encoder 8-274
TMS 9909 Floppy Disk Controller 8-277
TMS 9911 Direct Memory Access Controller . . . . . 8-28?
TMS 9914 General Purpose Interface Bus Adapter 8-288
TMS 9915 Memory Timing (and Refresh) Controller Chip Set 8-296
TMS 9927 Video Timer/Controller 8-297
TMS 9932 Combination ROM/RAM Memory 8-302
TMS 3064 65,536-Bit CCD Memory 8-307
TMS 6011 Asynchronous Data Interface (UART) 8-307

SBP 9960 I/O Expander 8-308
SBP 9961 Interrupt Controller/Timer 8-316
SBP 9964 Timing Controller for the SBP 9900A 8-329
SBP 9965 Peripheral Interface Adapter 8-330
TM 990 Series Microcomputer Modules 8-331
TM990/100M Microcomputer 8-338
TM990/101 Microcomputer 8-342
TM990/180 Microcomputer 8-346
TM990/201 Memory Expansion Board 8-351
TM990/206 Expansion Memory Board 8-356
TM990/310 I/O Expansion Module 8-360
TM990/301 Microterminal 8-364
TM990/401 TIBUG 8-368
TM990/402 Line-by-Line Assembler 8-369
TM990/500 Accessories 8-370
TM990/189 University Microcomputer Board 8-373
Memory 8-375
Dynamic Random-Access Memory (RAM) 8-376
Static Random-Access Memory (RAM) 8-380
Read-Only Memory (ROM) 8-384
Programmable ROM 8-387
Eraseable Programmable ROM 8-389
Mechanical Data 8-391
Software 8-397
TMSW101MT Transportable Cross-Support 8-398
TM990/302 Software Development Board 8-400
TM990/40DS Design Aid for TMS 9940 Microcomputer 8-406
TM990/450, 451, 452, TMSW201F POWER BASIC Family 8-409

Chapter 9. Applications 9-1

A Simulated Industrial Control Application (With TM990/100M Microcomputer and 5MT I/O Modules) 9-3
A Low Cost Data Terminal 9-75
TMS 9900 Floppy Disk Controller 9-89

Glossary G-1

Appendix A-1