Geneve II V1.0 Gary Smith June 2014

Abstract

This document details the internals of the Geneve II design with the aim to allow access its full potential.

Introduction

The Geneve II is an evolution of the TI-99/4A and Myarc Geneve home computer. It is based on the 9995 16 bit CPU and retains the features of the TI-99/4A and Geneve. In doing so it will be almost 100% software compatable.

The driving force behind the Geneve II was the challenge. If it can be done then why not do it. It was intended to complete this back in 2008 but with work and family it was not to be. Presently about 2500 hours have been put into this project since it concept. Hopefully it will be complete in the next year or two.

The Geneve II will have the ability to be situated in the PEB but also it can be attached inside a PC case and operated from the disk drive power supply.

The design has been targeted for the Cyclone III FPGA and will take two of these devices – partially due to the VHDL design size and partially due to the number of pins required.

Architecture

The maintain compatability there are no significant architectural changes from the top level. However, in the detail there are some extra registers and the 9995 has a 16 bit interface to allow quicker operation.

On the PCB there are two FPGAs.

The one on the left contains the PLL to multiply up the xtal frequency to allow quicker operation, TMS9995 with full 16 bit connection, FPU100 to allow full floating point at hardware speed in parallel to the TMS9995, bespoke Dram controller for the external memory, memory mapper which deals with the memory pages along with the mode register and floating point registers and incorporates a Gramulator for TI-99/4A software. The memory mapper also has the EEPROM and scratch pad ram incorporated. The memory mapper also deals with decoding of RTC, keyboard etc. It deals with wait state control and it also performs the PEB interface no matter what clock speed or wait states have been requested. The final job of this FPGA is to interface with two SD cards to allow data to be read and stored.

The FPGA on the right deals with the 9938 and gives it a VGA output, PS2 mouse interface, PS2 keyboard interface, VRAM interface, IDE connector interface, it talks to the ethernet chip at the top of the PCB and it will contain the 9901 to allow joysticks.

The PCB has all the voltags level shifting required for direct interface to the PEB.

Memory Map 99/4A

When 99/4A mode is selected then the system has the following memory mapping :

99/4A MODE								
0000	Operating							
1FFF	System							
2000	8K Expansion							
3FFF	RAM							
4000	I/O Operating							
5FFF	System							
6000	8/16K							
7FFF	Cartridge ROM							
8000	8 Memory Page							
8007	Mapping Regs							
8008	Keyboard							
800F								
8010	Clock							
801F								
8020	PAD RAM							
83FF								
8400	Sound							
85CF								
85D0	FPU100							
85DF								
85E0	VDP Waits							
85EF	CPU Waits							
85F0	8 Memory Book							
85FF	Mapping Regs							
8600	External Bus							
87FF								
8800	VDP							
8FFF								
9000	Speech							
97FF								
9800	GROM							
9FFF								
A000	24K Expansion							
FFFF	RAM							

An explaination of the extra registers, not in the Geneve, will be given later.

Memory Map 9640

When 9640 mode is selected then the system has the following memory mapping :

	9640 MODE								
0000	1K Operating								
03FF	System								
0400									
	Memory								
	Expansion								
EFFF									
F000	PAD RAM								
F0FF									
F100	Keyboard								
F107									
F108	VDP								
F10F									
F110	16 Memory								
F11F	Page/Book Regs								
F120	Sound								
F123									
F124	FPU100								
F12D									
F12E	VDP Waits								
F12F	CPU Waits								
F130	Clock								
F13F									
F140	Memory								
FFF9	Expansion								
FFFA	RAM								
FFFF									

An explaination of the extra registers, not in the Geneve, will be given later.

Extra Registers

ExReg89, ExRegAB, ExRegCD and ExRegEF are book registers which provide the extra address decoding for registers Reg01, Reg23, Reg45 and Reg67. The latter four registers are the page registers that exist on the Geneve and the ExReg registers select which book of pages are to be used.

Each ExReg has 5 bits set aside. This allows 32 times the memory capacity of the Geneve. These registers are in the book mapping locations.

FPU_AMSW and FPU_ALSW are the most and least significant words making up a 32 bit number for the floating point unit. FPU_BMSW and FPU_BLSW are the most and least significant words making up the other 32 bit number for the floating point unit. FPU_CTRL selects the mode and initiates the sequence. The FPU runs conpletely in parallel to the TMS9995 so the can be performing simultanious calculations. These registers are in the FPU100 locations.

VDPwaits and CPUwaits are registers which allow the number of wait states for the 9938 and number of wait states for the TMS9995. These can be set to 0 for maximum speed even when using the external memory in 16 bit mode. However, it should be noted then when the gramulator is operating then the CPU will default to at least 1 wait state to allow extra time for the Gramulator operation.

Instruction Set



LST LWP DIVS MPYS LI AI ANDI ORI CI STWP STST LWPI LIMI	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 1 1 1 1 1 1 1 1 1 1	0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1	1 1 1 0 0 0 0 1 1 1 1 1 0	0 0 1 0 0 1 1 0 0 1 1 1 0	0 0 TS TS 0 1 0 1 0 1 0 1 0	0 1 TS TS 0 0 0 0 0 0 0 0 0 0 0 0 0	W S S W W W W W W W W NC	W W S S W W W W W W W NC NC	W W S S W W W W W W W NC	₩₩SS₩₩₩₩₩₩₩ N
IDLE RSET RTWP CKON CKOF LREX BLWP B X** CLR NEG INV INC INCT DEC DEC DEC DEC DEC SWPB SETO ABS SRA SRL SLA SRA SRL SLA SRA SRL JLE JEQ JHE JC JOC JNO JL JH JEQ JHE JC SC SC SC SC SC SC SC SC SC SC SC SC SC		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0	0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0		0 0	Image: Non-Windows S	Image: Normal Society Image: Society	Image: Non-Windows S	AG (C) 0 MARC の