



ADVANCED LANGUAGE CALCULATOR

FN

◀ **SHIFT** **CTRL** **ROL** **DEG** **RAD** **GRAD** **I/O** **UCL** ▶

ERROR ▼ ▼ ▼ ▼ ▼ ▼ READY

ACCOUNTING

CTRL

1 2 3 4 5 6 7 8 9 0 MODE

Q W E R T Y U I O P

ESC A S D F G H J K L

SHIFT Z X C V B N M ENTER

CTRL SPACE ENG

OFF ON

← → ↑ ↓

7 8 9 /

4 5 6 ×


1 2 3 -

0 . +

FN


MEMORY MAP

4.8K PAGES



CMB 8/4/81

- SIMPLE CHANGE TO ~~ACHIEVE~~ MEMORY MAP CHANGE
- WRITE TO MAP REGISTER TO CHANGE SPEED
- ONE BIT TO SPEED UP PLUG-IN ROM SPACE



ALC. DOC. PRODUCT. HW FUN

~~INTER~~
ISSUES
LANGUAGE
OVERVIEW

LOWESTAR HARDWARE FUNCTIONAL SPEC

SECTION 1 INTRODUCTION

- 1.1 Purpose
- 1.2 Scope
- 1.3 Terminology
- 1.4 Related documents Gate Array.

SECTION 2 FUNCTIONAL ~~OVERVIEW~~ DESCRIPTION.

- 2.1 SIZE AND STYLING - TILT
- 2.2 DISPLAY - overlays
- 2.3 KEYBOARD - OVERLAYS.
- 2.4 POWER SYSTEM - POWER DOWN - LOW BATT - ADAPTER
- 2.5 ON/OFF & BREAK
- 2.6 PIEZO
- 2.7 MEMORY ORGANIZATION & EXPANSION
- 2.8 ^{Plugin} MODULE
- 2.9 Peripheral ^{expansion} ~~connections~~ - conn, cable, power distribution
- 2.10 Packaging

~~SECTION 3~~ OPEN ISSUES AND

SECTION 3 GOALS FOR ADDITIONAL FEATURES

- 3.1 PURPOSE
- 3.2 ~~CRADLE~~ SECURITY CRADLE
- 3.3 NIGHT BACKLIGHT HOOD
- 3.4

TOM.CB

LONESTAR
PROD SPEC

ACC. DOC. PRODUCT.
FUNCA

S/W
FUNC.

PRODUCT. PBUS. DESIGN
PROTOCOL

PER
BUS

L/S HW
FUNC

ACC. DOC. PRODUCT. DESIGN. LANGUAGE

H/W
DES

S/W
DES

LANG
FUNC

"

LOW

GATE


PRODUCT. PROOF LONESTAR INT PERF BUS S/W DESIGN.

PREFACE

The following is a preliminary BML for the top PCB. It is subject to change at any time. Changes and corrections should be directed to Randy Ahlfinger X3215.

Memo
from

C. B. WILSON



TEXAS INSTRUMENTS
INCORPORATED