

IOBC 1

PRELIMINARY SPECIFICATIONS

FOR ALC I/O BUS CONTROLLER


Texas Instruments
Consumer Products Group

12/16/81

1. General Description


- * SMALL PACKAGE - 22 pin DIP
- * SINGLE VOLTAGE WIDE RANGE POWER SUPPLY
... 3 to 12 Volts proposed ...
- * TTL - CMOS COMPATIBILITY ON MPU INTERFACE
- * SATISFIES ALC I/O BUS REQUIREMENTS
- * EASY INTERFACE TO POPULAR MICROPROCESSORS
- * HIGH SPEED OPERATION
... will work with 9 MHz TMS-7000 ...
- * 2 MODES OF OPERATION AND TEST MODE

2. SIGNAL DESCRIPTION - MPU BUS INTERFACE



- * I/O0 - I/O3 - BIDIRECTIONAL DATA BUS
... WHEN MS=1, USED AS INPUTS ONLY ...
- * CS, RS, E - CONTROL LINES FOR DATA TRANSFER
- * RD/WR - CONTROL LINE FOR DIRECTION OF DATA TRANSFER
... WHEN MS=1, USED AS MSB OF DATA OUTPUT ...
- * O0 - O2 - USED AS DATA OUTPUTS WHEN MS=1
- * RES - RESET/POWER UP CLEAR INPUT
- * IRQ - INTERRUPT REQUEST WITH WIRED-OR CAPABILITY
- * MS - MODE SELECT INPUT

3. SIGNAL DESCRIPTION - ALC I/O BUS INTERFACE




- * D0-D3 - BIDIRECTIONAL DATA LINES
- * HSK - BIDIRECTIONAL HANDSHAKE LINE
- * BAV - BIDIRECTIONAL BUS-AVAILABLE LINE

* REMARKS:

- ALL MPU INTERFACE OUTPUTS HAVE 3-STATE CAPABILITY
- ALL ALC I/O INTERFACE LINES HAVE OPEN DRAIN OUTPUTS AND AND HIGH VOLTAGE PROTECTED INPUTS

4. INTERNAL DESCRIPTION




5. INTERNAL REGISTERS

* DATA REGISTER

... 4-BIT READ/WRITE REGISTER, ADDRESSED AS R0 (RS=0) ...


* CONTROL REGISTER

... 4-BIT WRITE-ONLY REGISTER, ADDRESSED AS R1 (RS=1 RD/WR=0) ...




* STATUS REGISTER

... 4-BIT READ-ONLY REGISTER, ADDRESSED AS R1 (RS=1 RD/WR=1) ...




STATUS	3	2	
0	0		NORMAL STATE
0	1		INHIBIT STATE
1	0		ACTIVE IRQ
1	1		START OF MESSAGE

4. MPU INTERFACE TIMING - MODE 0



7. MPU INTERFACE TIMING - MODE-1



2. Electrical Characteristics

1. Technology - CMOS
2. Operating Temperature Range - 0 C - +70 C
3. Input/Output Characteristics - see Table 1 and 2
4. Timing Requirements - see Section 3

Table 1

Input-Output Characteristics for

I/O 0 - I/O 3, CS, RS, E, RD/WR-(03), 0 0 - 0 2, RES

	V _{DD} (V _{DC})	MIN	MAX	UNIT
V _{IH} (note 1)	5 10	2 4	5 10	V
V _{IL} (note 1)	5 10	0 0	.3 3	V
V _{OH} (note 2)	5 10	4.5 9	5 10	V
V _{OL} (note 2)	5 10	0 0	.05 .1	V

Note 1 - not applicable for 0 0 - 0 2

Note 2 - not applicable for CS, E, RS, MS and RES lines

Table 2

Input-Output Characteristics for
 I/O 0 - I/O 3, HSK, BAV, IRO (Open Drain Outputs)

	V _{dd} (V _{dc})	MIN	MAX	UNIT
V _{ih} (note 3)	5	2	10	V
	10	4	10	V
V _{il} (note 3)	5	0	.8	V
	10	0	1.5	V
V _{ol}	5	0	.2	V
	10	0	.4	V
I _{ol} (sink current)		4		mA

Note 3 - not applicable for IRO line (output only)

Remarks:

At V_{dd}=5V_{dc} input lines I/O 0 - I/O 3, CS, RS, NS, E, RD/WR and RES should be TTL compatible and output lines I/O 0 - I/O 3, O 0 - O 3 should be CMOS compatible.

9. Timing Requirements

Internal Gate Delay - 10 nsec (max @ Vdd=5 Vdc)

I/O Pair Delay - 30 nsec (max @ Vdd=5 Vdc)

Data Hold Time (note 4) - 10 nsec (max @ Vdd=5 Vdc)

Turn Off Time (3-state buffer) - 10 nsec (max @ Vdd=5 Vdc)

Note 4 - For latches indicated by letter A on logic diagram after active transition on CP line (from HIGH-to-LOW)

10. Logic Elements Description


1. Latches A - similar in function to SN74374 (data latched on transition from High-to-LOW on CP line, see Figure 2)
2. Gates B - have open drain outputs ($I_{sink}=4mA$)
3. Gates C - have 3-state outputs (see Figure 1 below)
4. Gates D - have input characteristics as CU4050, but $V_{in(max)}=12 Vdc$
5. Flip-Flops E - see Figure 3 below
6. Flip-Flops F - see Figure 4 below
7. Flip-Flops G - see Figure 5 below

Figure 1 - Gates 'C'



C	I	O
1	X	Hi-Z
0	0	0
0	1	1


Figure 2 - Flip-Flops (A)



D	CLK	S	Q	Q̄
0	0	0	0	1
1	0	0	1	0
X	0	0	Q	Q̄
X	X	1	1	0

NO CHANGE


Figure 3 - Flip-Flops (E)



D	CLK	R	Q	\bar{Q}
0	$\frac{_}{/}$	0	0	1
1	$\frac{_}{/}$	0	1	0
X	$\frac{_}{_}$	0	Q	\bar{Q}
X	X	1	0	1

NO CHANGE


Figure 4 - Flip-Flops 'F'



D	CLK	R	S	Q	\bar{Q}
0	\downarrow	0	0	0	1
1	\downarrow	0	0	1	0
X	\downarrow	0	0	Q	\bar{Q}
X	X	1	0	0	1
X	X	0	1	1	0
X	X	1	1	1	1


NO CHANGE

Figure 5 - Flip-Flops 'G'



D	CLK	R	Q	\bar{Q}
0	$\bar{\Delta}$	0	0	1
1	$\bar{\Delta}$	0	1	0
X	$\bar{\Delta}$	0	Q	\bar{Q}
X	X	1	0	1

NO CHANGE



DIMENSION IDENT. NUMBERS	
USED	NOT USED